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Abstract 
The Queensland University of Technology permits the presentation of theses 
for the degree of Doctor of Philosophy in the format of published and/or 
submitted papers, where such papers have been published, accepted or 
submitted during the period of candidature. This thesis consists of nine papers 
of which five have been published and four of them are under review. 
In recent years, multilevel converters are becoming more popular and 
attractive than traditional converters in high voltage and high power 
applications. Multilevel converters are particularly suitable for harmonic 
reduction in high power applications where semiconductor devices are not 
able to operate at high switching frequencies or in high voltage applications 
where multilevel converters reduce the need to connect devices in series to 
achieve high switch voltage ratings. This thesis investigated two aspects of 
multilevel converters: structure and control. 
The first part of this thesis focuses on inductance between a DC supply and 
inverter components in order to minimise loop inductance, which causes 
overvoltages and stored energy losses during switching. Three dimensional 
finite element simulations and experimental tests have been carried out for all 
sections to verify theoretical developments. The major contributions of this 
section of the thesis are as follows: 
The use of a large area thin conductor sheet with a rectangular cross section 
separated by dielectric sheets (planar busbar) instead of circular cross section 
wires, contributes to a reduction of the stray inductance. A number of 
approximate equations exist for calculating the inductance of a rectangular 
conductor but an assumption was made that the current density was uniform 
throughout the conductors. This assumption is not valid for an inverter with a 
point injection of current. A mathematical analysis of a planar bus bar has been 
performed at low and high frequencies and the inductance and the resistance 
values between the two points of the planar busbar have been determined. 
I 
A new physical structure for a voltage source inverter with symmetrical planar 
bus bar structure called Reduced Layer Planar Bus bar, is proposed in this thesis 
based on the current point injection theory. This new type of planar busbar 
minimises the variation in stray inductance for different switching states. The 
reduced layer planar busbar is a new innovation in planar busbars for high 
power inverters with minimum separation between busbars, optimum stray 
inductance and improved thermal performances. This type of the planar busbar 
is suitable for high power inverters, where the voltage source is supported by 
several capacitors in parallel in order to provide a low ripple DC voltage 
during operation. 
A two layer planar busbar with different materials has been analysed 
theoretically in order to determine the resistance of bus bars during switching. 
Increasing the resistance of the planar busbar can gain a damping ratio 
between stray inductance and capacitance and affects the performance of 
current loop during switching. The aim of this section is to increase the 
resistance of the planar bus bar at high frequencies (during switching) and 
without significantly increasing the planar busbar resistance at low frequency 
(50 Hz) using the skin effect. This contribution shows a novel structure of 
busbar suitable for high power applications where high resistance is required 
at switching times. 
In multilevel converters there are different loop inductances between busbars 
and power switches associated with different switching states. The aim of this 
research is to consider all combinations of the switching states for each 
multilevel converter topology and identify the loop inductance for each 
switching state. Results show that the physical layout of the busbars is very 
important for minimisation of the loop inductance at each switch state. Novel 
symmetrical busbar structures are proposed for multilevel converters with 
diode-clamp and flying-capacitor topologies which minimise the worst case in 
stray inductance for different switching states. Overshoot voltages and thermal 
problems are considered for each topology to optimise the planar busbar 
structure. 
II 
In the second part of the thesis, closed loop current techniques have been 
investigated for single and three phase multilevel converters. The aims of this 
section are to investigate and propose suitable current controllers such as 
hysteresis and predictive techniques for multilevel converters with low 
harmonic distortion and switching losses. This section of the thesis can be 
classified into three parts as follows: 
An optimum space vector modulation technique for a three-phase voltage 
source inverter based on a minimum-loss strategy is proposed. One of the 
degrees of freedom for optimisation of the space vector modulation is the 
selection of the zero vectors in the switching sequence. This new method 
improves switching transitions per cycle for a given level of distortion as the 
zero vector does not alternate between each sector. The harmonic spectrum 
and weighted total harmonic distortion for these strategies are compared and 
results show up to 7% weighted total harmonic distortion improvement over 
the previous minimum-loss strategy. The concept of SVM technique is a very 
convenient representation of a set of three-phase voltages or currents used for 
current control techniques. 
A new hysteresis current control technique for a single-phase multilevel 
converter with flying-capacitor topology is developed. This technique is based 
on magnitude and time errors to optimise the level change of converter output 
voltage. This method also considers how to improve unbalanced voltages of 
capacitors using voltage vectors in order to minimise switching losses. Logic 
controls require handling a large number of switches and a Programmable 
Logic Device (PLD) is a natural implementation for state transition 
description. The simulation and experimental results describe and verify the 
current control technique for the converter. 
A novel predictive current control technique is proposed for a three-phase 
multilevel converter, which controls the capacitors' voltage and load current 
with minimum current ripple and switching losses. The advantage of this 
contribution is that the technique can be applied to more voltage levels without 
III 
significantly changing the control circuit. The three-phase five-level inverter 
with a pure inductive load has been implemented to track three-phase 
reference currents using analogue circuits and a programmable logic device 
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Introduction 
Description of research problem investigated 
Traditional converters are circuits for conversion of DC-AC or A C-DC power 
used in power electronic applications such as High Voltage Direct Current 
Converters (HVDC) or in AC drives. Technological constraints of power 
electronic components limit the applications of the traditional converters when 
higher switching frequency or higher voltage rating is required. The series 
switch solution is able to increase the voltage rating of the traditional 
converters but it is required to switch the power switch string simultaneously. 
This topology causes more switching losses, needs additional components for 
voltage sharing and results in a high dV/dt of the output voltage which give 
more stress across loads and gives rise to EMC problems. The quality of 
traditional converter output waveform can not be improved more due to a limit 
in switching frequency. Multilevel converters are particularly suitable for 
harmonic reduction in high power applications where semiconductor devices 
are not able to operate at high switching frequencies or in high voltage 
applications where series connection of power switches is not required to 
increase a voltage rating across the converter. The three most popular voltage 
source multilevel converters that have been proposed for voltage source 
converters are diode-clamp, flying capacitor and cascade converter topology. 
The first part of this thesis focuses on interconnection inductance between a 
DC supply and converter components in order to minimise loop inductance. 
The stray inductance causes overvoltages and stored energy losses during 
switching. A mathematical analysis of a planar busbar has been performed 
covering both low and high frequencies in this thesis and an inductance and a 
resistance value between two points of the planar bus bar are determined. This 
analysis is required for power electronic applications where planar busbars 
interconnect power electronic components. On the basis of this theory several 
busbar structures have been proposed for converters which show minimum 
stray inductance and improved thermal performances to overcome overshoot 
voltages and thermal problems. One of the novel busbar structures is the 
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reduced layer planar busbar where the positive and the negative busbars 
connected to the DC supply, are side-by-side on the top of the phase bus bars. 
This type of planar busbar is suitable for high power converters, where the 
voltage source is supported by several capacitors in parallel in order to provide 
a low ripple DC voltage during operation. A two layer planar busbar with 
copper and nickel materials is proposed to increase the resistance of the planar 
busbar during switching and without significantly increasing the planar bus bar 
resistance at low frequency (50 Hz) in order to limit the ohmic losses. This 
contribution shows a novel structure of busbar suitable for high power 
applications where high resistance is desired at switching times to suppress 
transients. 
In the second part of the thesis, current control techniques have been 
investigated for single and three phase multilevel converters. The aims of this 
section are to investigate and propose suitable current controllers such as 
hysteresis and predictive techniques for multilevel converters with low 
harmonic distortion and low switching losses. Several authors have considered 
different current control techniques for traditional converters but there has not 
been an extension for multilevel converters. A novel hysteresis current control 
technique for a single-phase multilevel converter is proposed in this thesis 
where level, band and switching state are based on time, magnitude and 
capacitor voltage balancing, respectively. A single-phase five-level inverter 
with flying-capacitor topology has been implemented which is designed to 
track three-phase reference currents using both analogue and digital circuits. A 
new predictive current control technique is proposed for a three-phase 
multilevel converter, which controls the capacitors' voltage and load current 
with minimum current ripple and switching losses. The advantage of this 
contribution is that the technique can be applied to more voltage levels without 
significantly changing the control circuit. A three-phase five-level converter 
with a pure inductive load has been implemented to track three-phase 
reference currents consisting of both analogue and digital circuits. 
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Literature review 
Multilevel voltage source converters are a new generation of power converters 
suitable for high power and high voltage applications. A three-level converter 
known as a neutral point converter is proposed by Nabae [1]. The neutral point 
converter method is applied to higher level converters as diode-clamp 
multilevel converters [19,22,69]. A leg of five-level converter with diode-
clamp topology is shown in Fig.1.(b) which consists of two capacitors and 
diodes to clamp the voltage. The main attractions of this topology are the 
quality of the converter output voltage, reduced harmonic contents and 
reduced dV/dt. An excessive number of diodes and a complex control 
technique to balance capacitor voltage for transferring active power are the 
disadvantages of this topology [73]. 
Another popular voltage source multilevel converter is a flying-capacitor 
topology [ 46,48] in which both real and reactive power flow can be controlled 
[36]. Fig.l.(a) shows a leg of five-level converter with flying-capacitor 
topology and voltage levels are provided by connecting the capacitors in 
series. This topology has all the advantages of the multilevel converters while 
large numbers of capacitors, balancing capacitor voltage and precharging the 
capacitors at the initial time are the disadvantages of this topology [73]. 
The next proposed topology is a multilevel converter using cascaded 
traditional converters. This type of converter can avoid extra clamping diodes 
or voltage balancing capacitors but requires separate DC sources for real 
power conversions [20,21,42]. Fig.l.(c) shows a leg of five-level cascade 
converters which constitutes two traditional converter cells with independent 
DC sources. The main advantages of this topology are that each cell is 
identical and the manufacturing and the maintenance costs are reduced and the 
pulse width modulation techniques can easily be applied to the converter. The 
main disadvantage of this topology is that active power can not be transferred 
without isolated DC sources [73]. Various generalised structures and 
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applications of multilevel converters have been proposed in the literature [2-
4,30]. 
(a) (b) (c) 
Fig.l: A leg of five-level converter with (a) flying-capacitor topology (b) diode-
clamp topology (c) cascade converter 
The first part of this thesis focuses on the structure of multilevel converters. In 
the structure section, an interconnection inductance between DC supply and 
converter components which causes overvoltages and stored energy losses has 
been investigated. The reduction of the wiring inductance is an important issue 
in high power and fast switching converters. Fast switching of a power 
electronic device causes fast changing currents in converters and magnifies an 
effect of the stray inductances since, V L dl , where Vis a voltage overshoot 
dt 
during turn-off time, I is a current through a loop inductance and L is a stray 
inductance of the current loop. 
Different ways to model bus bar connection and customised power modules, as 
equivalent inductive circuits are given in [9-15]. In these papers, the 
relationship between wiring geometry and current in power electronic circuits 
such as rectifier or inverter has been studied. Optimisation of cabling in power 
electronic structures using inductive criterion and also comparison between 
partial equivalent element circuits method and finite element method have 
been investigated in [53-55]. An integrated resonance DC-link connection, 
using planar ceramic capacitor technology proposed in [64-65]. These papers 
present a new approach to constructing an efficient integrated resonant low 
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profile DC/AC link converter. General investigations concerning the influence 
of stray inductances on the current difference between in paralleled 
components are presented in [34,35]. 
The calculation for an inductance and resistance of conductors at low and high 
frequencies has been examined by Skibinski [23]. He compared two kinds of 
conductors, rectangular and circular cross section bars. These results show that 
the rectangular busbar is the preferred shape to minimise the stray inductance. 
Using large area thin conductor sheets with rectangular cross sections 
separated by dielectric sheets (planar busbar) instead of circular cross section 
conductors as shown in Fig.2 contributes to a reduction of a stray inductance. 
If the current passing through the busbar with a rectangular cross section is 
uniform, the inductance value can be decreased when w is increased or S is 
decreased. 
(a) (b) 
Fig.2 : Bus bar with (a) a rectangular cross section (b) a circular cross section 
Thus, the use of the planar bus bar is highly desirable for high power multilevel 
converters when fast hard switching is employed. However, exact equations 
have been derived for the inductance between a parallel filament and 
rectangular bars by Hoer and Love [8]. A number of approximate equations 
exist for calculating an inductance of a rectangular conductor however the 
assumption was made that current density was uniform throughout the 
conductors, which is not valid for an converter with a point current injection. 
[18,25,49,56,63]. 
This thesis presents a mathematical analysis of the planar bus bar at low and 
high frequencies in cylindrical coordinates and determines the inductance and 
the resistance values between two points of the planar bus bar. This analysis is 
5 
Introduction 
required to determine the stray inductance of the current loop during switching 
where power electronic switches are employed. On the basis of the current 
point injection theory, the planar busbar performance has been considered to 
identify busbar parameters such as dimensions, which can influence the stray 
inductance value. Due to different switching states existing in multilevel 
converters, different stray inductances appear during switch transition periods. 
In order to minimise the loop inductance value of the planar busbar, the 
separation and length of current loops have been investigated for all switching 
states of multilevel converters with diode-clamp and flying-capacitor 
topologies. 
The second part of this thesis considers modulation techniques for single and 
three phase multilevel converters, which are suitable for power system 
applications such as Active Power Filtering (APF) or Static Var Compensators 
(SVC). Pulse width modulation (PWM) is a signal processing technique used 
for synthesising an arbitrary waveform for a particular application. The ideal 
PWM technology for a power electronic converter is one that can produce low 
order harmonics and create minimum switching losses. During the last few 
decades, a large variety of open loop PWM techniques, different in concept 
and performance, have been proposed for traditional converters [31-33,62] and 
multilevel converters [7,26,27,39,73]. 
One of the different approaches to PWM technique is based on Space Vector 
Modulation strategy (SVM). The classic SVM strategy first proposed in [29] 
then became very popular due to its simplicity. Several strategies based on 
SVM techniques using various modulating functions have been proposed in 
[16,71]. The discontinuous modulating functions of the SVM techniques are 
popular due to their reduced switching feature [58,71]. This thesis presents an 
optimum SVM strategy with an improvement in weighted total harmonic 
distortion. The concept of SVM technique is a very convenient representation 
of a set of three-phase voltages or currents used for current control techniques. 
6 
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Closed loop current controlled PWM converters have some advantages 
compared to conventional open-loop PWM converters such as [47]: 
Control of instantaneous current waveform with high accuracy 
Peak current protection 
Overload rejection 
Compensation of effects due to load parameter changes and 
semiconductor voltage drops of the inverters 
The performance of the converter system largely depends on the quality of the 
control strategy. Current control techniques can be classified into two main 
groups: linear and nonlinear such as predictive and hysteresis techniques, 
respectively. Several authors [5,17,31,37,73] have considered different current 
control techniques for traditional converters. 
Conventional two level hysteresis current control technique is one type of 
nonlinear current control based on the current error, which consists of a 
comparison between the load current and the tolerance band around the 
reference current [6,47,70]. A three level hysteresis current control technique 
for a single-phase voltage source inverter has been proposed in [24,41]. To 
achieve this three-level modulation, two hysteresis comparators with a small 
offset are used for the control section. This concept can not be expanded to 
"n" level converter. The hysteresis current control technique for multilevel 
converters based on minimum switching losses is more complex than 
traditional converters due to more voltage levels and also the requirement of 
balancing the capacitors' voltages. Current control techniques for multilevel 
converters based on multi-band hysteresis have been reported [38,43]. 
Predictive current control technique is one type of linear current control which 
calculates the converter voltage required forcing the currents to follow the 
current reference. The predictive current control technique based on constant 
switching frequency and deadbeat technique for traditional converters have 
been considered for several power electronic applications in [5,37,47,74] and 
has not been proposed for multilevel converters. 
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In this thesis, a novel hysteresis and predictive current control techniques for a 
single-phase and three-phase multilevel converter with flying-capacitor 
topology are proposed. These methods improve unbalanced voltages of 
capacitors using voltage vectors in order to minimise switching losses. Logic 
controls and a Programmable Logic Device (PLD) have been utilised for 
handling a large number of switches and implementation of state transitions. 
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Account of research progress linking the research papers 
The first part of this thesis focuses on the interconnection inductance between 
a DC supply and converter components in order to minimise loop inductance. 
The stray inductance causes overvoltages and stored energy losses during 
switching. In an inverter circuit, a DC voltage source is connected to power 
electronic switches and a load through busbars and produces a desired voltage 
using the Pulse Width Modulation technique (PWM). To illustrate the effect of 
the stray inductance, consider the case in Fig.l.(a) where the voltage across 
the load is V1oad = V De and the load current can be defined as two loops. When 
the switches change such that the load voltage is zero, (Vtoad=O), the load 
current only passes through the second loop as shown in Fig.l.(b ). At the 
switching time, a current loop around the loop 1 must go to zero as shown in 
Fig.l.(c). Thus, while S1 is turning off, the stray inductance of loop 1 will 
cause an over voltage across switch S 1 . 
(b) 
V,;: Stea~ state (a)/ Transition (c) 
Ste~y state (b) 
(c) (d) 
Fig.l :Current loops at the different times for: (a) output voltage, Ytoad = Vdc 
(b) output voltage, Ytoad = 0 (c) current loop changing during transition time 
(d) load voltage with PWM technique at transition time 
Using large area thin conductor sheets with rectangular cross sections 
separated by dielectric sheets (planar busbar) instead of circular cross section 
conductors contributes to a reduction of a stray inductance. A number of 
approximate equations exist for calculating an inductance of a rectangular 
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conductor however the assumption was made that current density was uniform 
throughout the conductors, which is not valid for an inverter with a point 
current injection. 
Fig.2 shows a cross section of a planar busbar converter with a current loop 
during switching. The loop current occurs between switches (S 1 & S2), main 
capacitor and busbars. The high power components (switches and capacitors) 
are connected to the planar busbar in such a way that the current is injected 
into the planar busbar at some points on the bus bars. 
Main Capacitor 
Load 
L R 
Fig.2 : A cross section of a planar bus bar converter with current loop during 
switching time 
To determine the current distribution through the busbar, two current sources 
are connected to two parallel busbars as shown in Fig.3. This type of current 
source is associated with Fig.2, when a current loop occurs involving a main 
capacitor, switches sl & s2 and the busbars. 
Fig.3 : A physical structure of a planar bus bar 
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A point injection of current into the planar busbar has been simulated using 
three-dimensional finite element software to identify the current distribution. 
Fig.4 shows that the current is not uniformly distributed through the planar 
busbar and a mathematical analysis is required to determine the impedance 
between two points of the planar bus bar. 
Fig.4 : Current distribution through the planar busbar with point-injection 
Chapter one presents a mathematical method to calculate point-input 
impedance of a planar busbar using Maxwell's equations and the analysis 
focuses on the inductance and the resistance values between two points of the 
planar busbar. Two infinite parallel busbars are considered in cylindrical 
coordinates and two sinusoidal current sources of the form leu t) are applied 
with polarities as shown in Fig.4. For mathematical analysis, the first current 
source which is located at the origin is applied in order to determine the 
magnetic and electric fields and the effect of the second current source at the 
location of r rd is considered using superposition. It is assumed that both 
conductors have the same finite thickness, T, infinite radius r oo and finite 
separation, S as shown in Fig.5. 
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~;T~.-------~~------_,~ 
-~~----------~--------~~ 
2 I 
[--';\> co 
~--------~~------~~ T 
Fig.5 :A planar bus bar structure with one current source at the origin 
Due to the symmetrical situation in cylindrical coordinates, only vector 
components J , H , E and E exist when only one of the current sources is 
r z r 
applied as shown in Fig.6. 
Fig.6 : Electric and magnetic vectors in cylindrical coordinates 
Fig.7 shows the inductance and resistance values of a planar busbar in terms of 
frequency. 
8~~--~--~--~~~~--~--~--~~ 
0.8 
j 0.6 
~ 
.§. 0.4 
"" 0.2 
0 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 
(a) Frequency (MHz) 
---f...---~ 
--
--,.., v 
v 
0 0.1 0.2 0.3 OA 0.5 0.6 0. 7 0.8 0.9 
(b) Frequency (MHz) 
Fig.7 :(a) Inductance and (b) resistance values of a planar busbar with separation, 
S=4 mm; thickness, T=2mm; distance, rcr=0.5m for a copper conductor with air 
insulator. 
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This paper was published in the proceedings of the lEE Conference, Eleventh 
International Symposium on High-Voltage Engineering, ISH 99, London, UK, 
23-27 August 1999. 
On the basis of the theory which is presented in chapter one, a practical aspect 
of the planar bus bar for power electronic applications of such converters was 
proposed to design planar bus bars as a solution for electrical designers. 
Three-dimensional finite element simulations have been performed for a 
planar busbar model, which consists of two parallel copper sheets. The 
simulation result shows that the current density between the current sources is 
much higher than elsewhere, as shown in Fig.8. 
5'X1 75!1 IIXXl 12".0 1soo 11:0 am 
Length (nm) 
(a) (b) 
Fig.8: (a) Current density at the busbar area (b) current density at the line of 
symmetry 
To derive and analyse electric and magnetic fields, it was assumed that the 
planar bus bar is infinite. Limits to the application of these results to practical 
finite busbar were examined using finite element software. Fig.9 indicates a 
decrease of the dimensions of the busbar along the X direction can 
significantly increase the inductance, while reduction of the bus bar width in 
the Y direction is less significant in causing an increase in the planar busbar 
inductance. Simulation results show that an inductance value of a planar 
busbar with finite dimensions along the Y direction, b= rct, is 20% higher than 
a same planar busbar but with infinite width along the Y direction. If the 
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dimension of the planar busbar in the Y direction is bigger than 1.5 times rct, 
the effect of the bus bar dimension will be negligible along the Y direction. 
Considering the total current that passes through the finite busbar it should 
influence the geometry used in the calculation. The impedance of the finite 
busbar in terms of the ratio of the bus bar side in the X direction, "a", to the 
distance between the current sources, rct, has been calculated by theory using 
the current density through the finite busbar and it was compared with 
simulation results. 
/Infinit Busbar 
/Finite Busbar 
.----+-_....__..., 
Fig.9 : Finite and infinite planar busbars 
Thus, for a planar bus bar with, !:!_ 4, the impedance ratio, , is around 1 
rd zinf init 
and the theoretical results can be used to find the busbar impedance. For a 
planar bus bar with !:!_ 4, the impedance ratio, 2 fi""' has to be considered for 
rd zinf init 
the planar busbar impedance calculation using Fig.10. 
As shown in Fig.1 0, the inductance value of the finite planar bus bar is 
approximately decreased linearly from 1.35 down to 1.2 times of the 
inductance value of the infinite planar busbar where a ratio is increased from 
rd 
1.5 up to 4, respectively. In this case, the inductance value is not significantly 
decreased while the size, cost and weight of the planar busbar structure are 
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increased. Also, when the ratio is decreased more than 1, the inductance value 
increases nonlinearly and the busbar is changed to a strip form losing the 
advantages of the planar busbar. Thus, for commercial purposes, the size of 
the planar busbar for high power applications is recommended to be in the 
range 1 a 
rd 
1.5. 
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Fig.l 0 : Theory and simulation results of finite bus bar impedance in terms of .!!:.... 
rd 
Using these simulations and practical approaches, the second paper on the 
basis of the main theory has been submitted for IEEE Transaction on 
Industrial Electronics and is under review (chapter eight). 
A reduced layer planar busbar has been proposed in chapter nine as a novel 
structure of planar bus bar for high power inverters with minimum separation 
between busbars, optimum stray inductance and improved thermal 
performances. In high power inverters, the DC bus voltage source typically 
consists of several capacitors in parallel in order to provide a low ripple DC 
voltage during operation. The capacitors can be installed in a concentrated 
form or distributed over the busbar surface as shown in Fig.ll. During 
switching, the current loop under transition occurs between the capacitors and 
the power electronic switches. It is expected that the planar busbar with the 
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distributed capacitors will have a lower inductance value compared to the 
concentrated form, as the current through the busbar becomes more uniformly 
distributed. 
c1o 
sl S3 sl Qc3 S3 
D c2o D D Qc2 D Qcl 
c3o 
(a) (b) 
Fig.ll :Top view of the planar busbar with (a) distributed capacitors (b) 
concentrated capacitors 
In this new structure, the positive and the negative busbars, which are 
connected to the DC supply, are side-by-side on the top of the phase busbars 
as shown in Fig.l2. To calculate the point-input impedance of the planar 
busbar with distributed capacitors, a mathematical analysis has been 
performed based on equations in chapter one. The inductance value of the 
reduced layer planar busbar is minimised by decreasing the separation 
between bus bars, which carry the transition current. The location of the power 
electronic components and the physical location of each layer have been 
shown to be important for minimising the loop inductance. 
Capacitors 
S3 I s4 :~r?f· Output Connections to Load ~...;:._-....! 
(a) (b) 
Fig.l2: Reduced layer planar busbar for inverter (a) current loop at transition times 
(b) physical structure 
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This paper presents a novel physical structure for a voltage source inverter 
with a symmetrical planar busbar structure which minimises the worst case in 
stray inductance for different switching states. Three dimensional finite 
element simulations and experimental tests verify the theory. This paper has 
been submitted for IEEE Transaction on Power Electronics and is under 
review. 
Chapter two concentrates on the skin effect of conductor materials and their 
influence on the performance of the planar bus bar at switching times. A two 
layer planar busbar with copper and nickel materials is proposed to increase 
the resistance of the planar bus bar during switching and without significantly 
increasing the planar busbar resistance at low frequency (50 Hz) in order to 
limit the ohmic losses. 
Fig.13 shows busbar impedance and other components at transition time. Rhus 
and Lhus are defined as the resistance and the inductance values of the planar 
busbar and Cswitch is an internal capacitance of the perfect switch, S. The 
overshoot voltage across the switch can be decreased if the damping ratio, 
Rhus ..;c:::::;: , is increased. Assuming that the internal capacitance of the 2~Lbus 
power electronic switch is constant, the damping ratio can be increased, when 
Rhus increased and/ or Lhus decreased. 
Fig.13 : Equivalent circuit of a bus bar at switching time in terms of components 
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A mathematical analysis has been performed in cylindrical coordinates based 
on Maxwell's equations to find out the magnetic and the electric fields in the 
different materials as shown in Fig.l4 . 
.-----f--------,/T2 
'-----f-~~----....1-T1 ~~-- t+ I ''J---...L-.::'+'------')-r = Insulator ./0 
r-----f---------,-T1 
'------'---------''..T2 
(b) 
Fig.l4: (a) Two layer planar busbar (b) cross section of two layers planar busbar in 
cylindrical coordinates 
Three-dimensional finite element simulations have been performed to validate 
the theory. The skin effect is a function of conductivity, permeability and 
frequency and it occurs along the conductor, when the current tends to flow 
closer to the busbar surface as frequency increases. Thus, at high frequency, 
due to high permeability of nickel (compared to copper), the current density in 
the nickel area is much higher than in the copper area due to the skin effect as 
shown in Fig.l5. The resistance and the inductance values of the nickel-copper 
bus bar have been increased to 50 and 2 times that of the pure copper bus bar, 
respectively. At low frequency (50 Hz), the skin effects in both the conductors 
are weak and the Copper conductor carries a high current density compared to 
the nickel conductor due to its high conductivity. This contribution shows a 
novel structure of busbar suitable for high power applications where high 
resistance is required at switching times. This paper was published in the 
proceedings of the Australasian Universities Power Engineering Conference, 
A UPEC 2000, Brisbane, Australia, 24-27 September 2000 and was winner of 
Cigre student prize. 
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Fig.15 : Current density in copper, nickel and insulator areas 
Multilevel converters have several switching states and each switching state is 
associated with a current loop during switching time. In order to minimise the 
stray inductance of current loops and optimise the busbar structure, all 
switching states of multilevel converters with diode-clamp and flying-
capacitor topology have been investigated in chapter three. Because the 
performance is limited by the worst possible case, the maximum loop 
inductance value has to be considered for each topology. Fig.l6 illustrates all 
possible loop inductances of a single-phase five-level converter with diode-
clamp and flying-capacitor topology. Because the inductance is a function of 
separation, it can be minimised by decreasing the separation between busbars, 
which carry current during switching. Therefore, it is clear that the physical 
structure of the bus bar and specially, the location of each layer of bus bar, are 
important. Due to the implicit topology of multilevel inverters and different 
current loops, a symmetric structure of busbar for multilevel inverter which 
can minimise the overshoot voltage and the thermal effects has been proposed 
in this paper. This paper was published in the proceedings of the Australasian 
Universities Power Engineering Conference, AUPECIEECON'99, Darwin, 
Australia, 26-29 September 1999. 
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(a) (b) 
Fig.l6 :Current loops at switching times for a single-phase five-level converter 
with( a) diode-clamp topology (b) flying-capacitor topology 
In the control section, current control techniques have been investigated for 
single and three phase multilevel converters. The aims of this section are to 
investigate and propose suitable current controllers such as hysteresis and 
predictive techniques for multilevel inverters with low harmonic distortion and 
low switching losses. The ideal PWM technique for a power electronic 
converter is to generate desired voltage or current with a minimum of low 
order harmonics and switching losses. During the last few decades, a large 
variety of open loop PWM techniques, different in concept and performance, 
have been proposed for traditional and multilevel converters. Closed loop 
current controlled PWM converters have some advantages compared with 
conventional open-loop PWM converters such as: 
control of instantaneous current waveform with high accuracy 
peak current protection 
overload rejection 
compensation of effects due to load parameter changes and 
semiconductor voltage drops of the inverters 
Current control techniques can be classified into two main groups: linear and 
nonlinear such as predictive and hysteresis techniques, respectively. Different 
current control techniques for the traditional converters have been considered 
by several authors but have not been investigated for multilevel converters. 
One of the different approaches to PWM design is based on Space Vector 
Modulation strategy (SVM). The concept of SVM technique is a very 
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convenient representation of a set of three-phase voltages or currents used for 
current control techniques. The classic SVM strategy was first proposed by 
Broeck and then became very popular due to its simplicity. The SVM 
technique consists of eight switching vectors which can be defined as follows: 
Non-zero vectors: V1(100), V2(110), V3(010), V4(011), V5(001), V6(101) 
Zero vectors: V 0( 000) , V 7( 111) 
The numbers 0 and 1 represent the open and closed states of the inverter 
switches, respectively. One of the degrees of freedom for optimisation of the 
SVM strategy is the selection of the zero vectors in the switching sequence. 
Chapter four shows that by putting either of the zero vectors, V 7 or V0 at the 
start and the end of the switching sequence, the number of switching 
transitions can be reduced. Fig.17 shows the pulse pattern of the SVM strategy 
for three phases in sectors I and II. 
--- Sector I Sector II 
Sc 
L....-1--'---'------"---'-'--'----'----- s•c '-----''-------'----'----'---
Fig.17 :Pulse pattern of the SVM strategy for three phases in sectors I and II (a) zero 
vectors alternate in each switching sectors (b) zero vectors do not alternate in each 
switching sectors 
The harmonic spectrum and weighted total harmonic distortion has been 
performed and results show up to 7% weighted total harmonic distortion 
improvement over previous minimum-loss strategies. This paper was 
published in the proceedings of 81h European Conference on Power 
Electronics and Applications, EPE'99, Lausanne, Switzerland, 7-9 September 
1999. 
The conventional two level hysteresis current control technique is one type of 
nonlinear current control based on the current error, which consists of a 
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comparison between the load current and the tolerance band around the 
reference current. While the load current is between upper and lower bands, no 
switching occurs and when the load current crosses the upper limit (lower 
band) the output voltage is decreased (increased). The hysteresis current 
control technique for multilevel converters based on minimum switching 
losses is more complex than for the traditional converters due to more voltage 
levels and also the requirement of balancing the capacitors' voltages. 
Chapter five presents a novel hysteresis current control technique for a single-
phase multilevel inverter. Similar to the traditional hysteresis current control, 
when the load current crosses the first upper or lower bands, the output voltage 
is changed one level in order to increase or decrease the load current. 
Fig.18.(a) shows when the load current exceeds the first upper band at point A, 
the output voltage is decreased one level ( 2Vdc vdc) and in this case, the upper 
and lower bands are associated with Vd and 2 Vd, respectively. The load current 
is still out of the main zone since the derivative of the load current is not high 
enough to follow the reference current. No further switching occurs until the 
load current crosses the second upper band at point B. Then, the output 
voltage is decreased one level more ( vdc o) and the load current follows the 
reference current and moves to the main zone. In this new section of the main 
zone, the upper and lower bands are associated with 0 and Vd, respectively. 
Indeed, each band does not belong to specific voltage level but those bands are 
necessary for the controller to provide reliable and robust control. Time error 
can be applied to the hysteresis current control to optimise the current 
controller as shown in Fig.l8.(b ). In this case, when the load current exceeds 
the first upper band at point A, the output voltage level is changed one level 
( 2Vdc Vdc) and then the controller waits for a certain period of time, Et. If the 
load current does not move to the main zone after Et. the controller changes 
the output voltage one level more at point B ( Vdc 0 ). 
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(b) 
Fig.18: (a) Load current for hysteresis current control based on magnitude error 
(b) load current for hysteresis current control based on magnitude and time errors 
Fig.19 shows all voltage vectors of a single-phase five-level inverter with 
flying-capacitor topology at different voltage levels. It is assumed that the 
capacitors' voltages are kept around V de while they are charged or discharged 
when the load current passes through the capacitors. Thus, the objective is to 
balance the capacitors' voltages using adjacent voltage vector to minimise the 
switching losses during operation. Moving from one voltage level to another 
one can be obtained by one switch change in such a manner that the capacitor 
voltage can be balanced. The "on" and "off' switching states of each switch 
are defined as 1 and 0, respectively. For example, (1100) means that S1=1 
(on), S2=1 (on), S3=0 (off) and S4=0 (off). 
~-V-caj--vc-•!--~ +2Vdo 
(1101) (1110) (1000) (0100) __ ...,.. +Vdc 
2Ttd 
(a) (b) 
Fig.19: (a) A single-phase five-level converter (b) switching states of a single-phase 
five-level inverter with flying-capacitor topology 
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The load current does not pass through the capacitors at four switching states 
(1100); (0011); (1111); (0000). Thus, the rest of the switching states are 
associated with the capacitor voltages in terms of the load current. The 
controller has to achieve the adjacent voltage vector to improve the capacitor 
voltage at the next switching state. 
Suppose the output voltage is zero using the switching state (0000) and the 
load current tries to cross the lower band. Thus, the output voltage has to be 
increased one level in order to increase the load current. The switching states 
with minimum switching losses give two alternative states (0100) and (1000) 
which are associated with the voltage across the capacitor in phase "a", V ea· If 
Yea has to be changed and the load current is positive, the switching states 
(1000) or (0100) will charge or discharge the capacitor of phase "a", 
respectively as shown in Fig.20. Indeed, at three of the voltage levels, V de, 0 
and - V de the capacitor voltages, V ea and V eb can be controlled using the 
correct switching states. 
(1000) (0100) 
I?~ 
2Vd I load s2 
I load 
1 
Us2 ~ j:: ~ s3 sl s, 
(a) (b) 
Fig.20: Capacitor voltage at switching times (a) charging state (b) discharging state 
This paper presents a new hysteresis current control technique based on 
magnitude and time errors for an "n" level single-phase inverter. In this 
technique, the switching states are achieved as follows: 
Band change based on time limit. 
Level change based on hysteresis technique. 
Switching states based on capacitor voltage balancing. 
Minimum switching losses based on adjacent voltage vectors. 
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This method incorporates a technique to improve the performance of the 
current controller using adjacent voltage vectors in order to minimise the 
switching losses. Thus, switching states using adjacent voltage vectors to 
control capacitor voltage can be applied to the multilevel inverter with 
different current control techniques such as predictive current control to 
address the balancing capacitor voltage with minimum switching losses. This 
paper was published in the proceedings of the International Power 
Engineering Conference, IPEC2001, Singapore, 17-19 May 2001. 
The hysteresis current control technique has been applied to a single-phase 
five-level planar busbar inverter with flying-capacitor topology using 
Programmable Logic Device (PLD) in order to verify the theory and the 
simulations. PM7128S PLD from MAX7000 family, with high-performance 
and EEPROM structure have been used for the hardware implementation. As 
shown in Fig.21, an up/down counter increments or decrements the output 
voltage whenever the load current hits the bands. Signal_up and signal-down 
can set the counter in the up-count or the down-count modes, respectively. A 
resetable timer is activated when the load current leaves the main zone. The 
output of the counter is connected to a decoder to determine the output voltage 
level after level change. The state transition technique is required to determine 
the switching state using adjacent voltage vectors in order to minimise the 
switching losses. In the state transition circuit, type D flip-flops can save the 
switching states for decision at the next switching time. These methods 
consider how to improve unbalanced voltages of capacitors using voltage 
vectors in order to minimise switching losses. Logic controls and a PLD have 
been utilised for handling a large number of switches and the implementation 
of state transition constraints. 
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Fig.21 :Circuit diagram of the hysteresis current controller for five-level inverter 
with flying-capacitor topology using MAX, EPM 7128SLC84-7 
Fig.22 shows the output voltage and the load current for normal operation of 
the controller. The upper and the lower band size achieved is 200mA and the 
DC bus voltage is 60 Volts. The reference current is a sinusoidal waveform 
with f=50Hz and Imax=l.3 A. 
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Fig.22 : Experimental results of output voltage, load and reference currents for a 
single phase five level inverter 
Fig.23 shows a practical circuit of a single-phase five-level planar busbar 
converter. The maximum inductance value of the current loop is 
approximately 30 nH and the overvoltage has to be 1 Volts for i= lA and 
t= 30ns. The results show that the planar busbars with improved structure 
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can significantly decrease the overvoltage compared to other interconnection 
and are recommended for high power applications. This paper was submitted 
to IEEE Transaction on Power Electronics (chapter six). 
Fig.23 : Practical circuit of five-level single-phase planar bus bar converter 
A predictive current control technique calculates the inverter voltage required 
to force load currents to follow reference currents. The predictive current 
control technique for traditional converters has been considered for several 
power electronic applications but has not been proposed for multilevel 
converters. 
Chapter seven presents a novel predictive current control technique for a 
three-phase multilevel converter which controls the capacitors' voltage and 
load current with minimum current. The advantage of this contribution is that 
the technique can be applied to more voltage levels without significantly 
changing the control circuit. 
Fig.24 shows a three-phase three-level voltage source inverter with a three-
phase load. For each phase of the load, the output voltage of the inverter can 
be expressed in terms of the load components as follows: 
Vpn =Rip 
dip 
L- Eemf dt 
(1) 
where, p is phase a, b or c; Vpn is line-to-neutral voltage (phase voltage); ip is 
line current; L & R & Eemf are load parameters. 
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Fig.24 :A three phase three-level inverter with flying capacitor topology 
Change of the load current depends on average voltage over switch period and 
taking the average of each variable over a one switching cycle, Ts, defines the 
capacitors' voltages and the load currents in terms of duty cycles and the load 
parameters as follows, 
. J3 TsVd 
d5 d6] !).zq = [d3 +d4 4L (2) 
. vd d3 d4 d5 d6] !).zd =-[dl +d2 
2L 2 2 2 2 
(3) 
t,.Vca = 
(dl d2)JaTs 
ca 
(4) 
t,.Vcb = (d3 d4)IbTs 
cb 
(5) 
t,.Vcc = 
(d5 d 6 )JcTs 
cc 
(6) 
where, id & iq are errors between the load current at n1h sampling time and 
the reference current at the next switching time (n+ I)'h; dilu I..GJ is the duty 
cycle of i'h switch; Vcp (p =a,b,c) is a error between the reference DC voltage and 
the capacitor voltage. 
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Eq.(2-6) show five equations with six variables which give one choice of 
freedom to produce different PWM strategies such as continuous or 
discontinuous modulations using zero sequence vectors. For example, 120 
degrees discontinuous modulation can be generated by assuming that all 
switches of leg "a" are off for 120 degrees and similarly for other phases. 
Using Eq.(2-6), the duty cycles of all switches can be computed such that the 
desired currents are generated and the capacitors' voltages are balanced at the 
end of each switching cycle. In this case, two switches per leg are required to 
operate during each switching cycle in order to control capacitors' voltages 
which increase the number of switching to four transitions per leg as shown in 
Fig.25.(a). Another alternative to control the capacitors' voltages is based on a 
decision at a transition time which minimises switching to two transitions per 
leg as shown in Fig.25.(b). In this case, the capacitors' voltages move toward 
the reference voltage to minimise the voltage error rather than to control such 
that the capacitors' voltages approach to zero at the end of each switching 
time. For example, if the voltage across the capacitor Ca is less than reference 
value at the beginning of n1h switching cycle, the controller charges the 
capacitor based on Eq .( 4 ). 
"--Yea 
Four switc.ltiJJgs 
. f S1 fM. I st ) IQLJ. 
Ts (a) 
• ) 
Fig.25 :Pulse pattern using (a) four switching per cycle (b) two switching per cycle 
A main objective of a current control technique is to force load currents to 
follow reference currents with minimum current ripple and balancing 
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capacitors' voltages. To examine the controller performance under unbalanced 
conditions, a simulation has been performed for a three-phase three-level 
inverter with different initial values of the load currents and the flying-
capacitors' voltages as shown in Fig.26. The results show that the load current 
follows the reference current after a few switching cycles using correct 
switching states and capacitors' voltages are controlled to the reference values. 
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Fig.26 : Simulation results (a) load currents (b) capacitors' voltages with different 
initial values 
A three-phase three-level inverter with a pure inductive load has been 
implemented to track three-phase reference currents using both analog and 
digital components. The analog circuit compares the load and the reference 
currents and extracts d-q components of the currents as shown in Fig.27. Two 
AIDs convert the analog values of the current errors to digital values and the 
results are sent to a Programmable Logic Device (PLD). Three optocouplers 
detect the voltage across the flying-capacitors for charging or discharging 
purposes. One bit data (0 and 1) defines whether the voltage across the flying-
capacitor is less or more than the reference value. Based on the load current 
sign and capacitor voltage level, switching states are achieved to control the 
capacitor voltage. 
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Fig.27 :Block diagram of the predictive current controller for multilevel inverter 
with flying-capacitor topology 
Fig.28 shows the block diagram of the current controller using PLD FLEX, 
EPF-10K20RC240-4. Sector detection in d-q domain and duty ratio 
calculation is performed by the programmable logic device. Each switching 
state is achieved based on duty ratio, load current and capacitor voltage values 
to generate desired currents and to control capacitors' voltages. 
readd 
readq 
clock 
clock 
sampting 
Fig.28 : Circuit diagram of current controller using FLEX, EPF -1 OK20RC240-4 
Fig.29 and Fig.30 show the experimental results of three-phase voltages and 
currents of a three-level inverter with flying-capacitor topology for 60 V and 
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2A operation. Three-phase grid voltages have been attenuated and used as 
reference currents. 
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Fig.29 : Experimental results of load current of inverter with predictive current 
control technique 
The nmse m the current measurements strongly affects the analog 
measurement section of the current controller. This problem can affect the 
performance of the controller and a PCB circuit with a good EMI protection 
can decrease the influence of noise signal in the control section. To simplify 
the control section, the resistance value of the load was neglected and iR terms 
was assumed to be zero. To improve the quality of the controller this value 
should be considered in the calculations. This paper was submitted to IEEE 
Transaction on Power Electronics. 
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Fig.30 : Experimental results of output voltage of inverter with predictive current 
control technique 
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Chapter 1 
A Plane Busbar Impedance Calculation Using Maxwell's 
Equations 
F.Zare G.Ledwich 
School of Electrical & Electronic Systems Engineering 
Queensland University of Technology 
Brisbane, Australia 
Abstract: The parasitic inductance of busbar becomes an important problem 
of fast switching devices in power electronics. Planar conductors, with a thin 
insulator sandwich between them, comprise a transmission line and provide an 
excellent means of reducing the stray inductance. This paper analyses the 
impedance of a planar busbar using Maxwell's equations in cylindrical 
coordinates and gives an equation for busbar impedance at low and high 
frequencies, in terms of parameters such as material properties and 
dimensions. 
Introduction 
The use of planar busbar is necessary for high voltage multilevel inverters 
suitable for application in the power system environments. A common 
problem of conventional hard switched converters is stray inductance, L, that 
should be kept as low as possible to minimise overvoltages. Fast switching of 
power switches causes fast changing currents, di/dt, in converters. This 
magnifies the effect of parasitic inductances significantly, since, 
V L dl 
dt (1) 
where Vis the voltage overshoot during turn-off time, I is the current through 
the circuit and L is the parasitic bus inductance[ 6]. By considering an internal 
capacitance of switch, maximum allowable stray bus inductance in lossless 
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circuits is derived by equating stray inductance energy trapped in the bus 
structure to energy stored in switch's capacitor, C, as follows, 
[ v 
2 
L=C ]j 
(2) 
where V is the voltage spike and I is the current through the circuits. Thus, 
minimisation of the bus inductance to low levels is the main task to reduce 
overshoot voltages. 
A number of approximate equations exist for calculating the inductance of 
rectangular conductor [2]. Exact equations have been given for the inductance 
between the parallel filament and rectangular bars by Hoer and Love [1]. In 
deriving the equation given in these papers, the assumption was made that the 
current density was uniform throughout the conductors. 
As the switching time of fast switches is reduced to the submicrosecond range, 
the skin effect becomes an important issue in conductors. The skin effect 
phenomenon was mathematically described by Maxwell in 1873. The current 
concentration near the conductor surface is increased as the frequency, the 
conductivity and the permeability of the conductor are increased. Thus, the 
results are an increase in resistance and a decrease in internal inductance. The 
determination of the current density as a function of frequency is the major 
problem in developing a theory for the skin effect [3]. 
The calculation of the inductance and resistance of conductors at low and high 
frequencies have been done by Skibinski [5]. He compared two kinds of 
conductors, bus bar and circular cross section. The results show that the bus bar 
is the preferred conductor to minimise the stray inductance. In this paper, a 
mathematical analysis of a plane busbar is performed at the low and high 
frequencies and it discusses about the inductance and the resistance values 
between two points of busbar. To have symmetrical current distribution 
through the busbar due to each current source in cylindrical coordinates, it is 
assumed that the current sources are connected to the two infinite parallel 
bus bar as shown in Fig.1. 
44 
Chapter 1 
z 
I1 
Fig. I : A plane busbar structure 
Each current source was individually applied to the busbar and vector 
components E, H (electric and magnetic fields, respectively) have been 
found. Finally, using of superposition law, the total electric and magnetic 
fields were calculated by considering each current source. This assumption is 
close to practice for a plane busbar with large surface where a DC voltage 
source and an electronic switch are connected to it. 
A plane busbar impedance 
Maxwell's equations review 
In the time-varying case, Maxwell's equations involve a m1xmg of the 
different field quantities, since a changing magnetic flux induces an electric 
field and a time-varying electric flux induces a magnetic field. Four basic laws 
of electromagnetism, Ampere's law; Faraday's law; Gauss's law and the 
nonexistence of monopole make up a set of equations which any 
electromagnetic field must satisfy everywhere. These equations are called 
Maxwell's equations. 
D 
VxH=Jc+---
t 
B VxE=----
t 
'V·D= 
v.f3 o 
(4) 
(5) 
(6) 
(3) 
45 
Chapter 1 
Assuming linear isotopic materials for both conductor and dielectric, the 
following equations, 
D= E 
B H 
J =CJE 
(7) 
(8) 
(9) 
define the auxiliary vectors D , B and J in terms of the fields E and H , 
which can be used to simplify Maxwell's equation by eliminating D, B and J 
[8-9]. 
Busbar analysis 
In this section, two infinite parallel busbars in cylindrical coordinates will be 
considered. It is assumed that both conductors have a same finite thickness, T, 
infinite radius and separation, S. Two sinusoidal current sources of the form 
leu t) are applied with polarities taken as shown in Fig.l. The first current 
source is located at the origin and another at the distance r rd . Each current 
source is separately applied to busbar and then the effects of both are 
considered by using superposition. 
Fig.2 : Electric and magnetic vectors in cylindrical coordinates 
It is assumed that only vector components Jr , H rp, E z and E r exist due to the 
symmetrical situation in cylindrical coordinates. The problem is to determine 
the r and z variations of the field vectors. In order to do this, the Maxwell's 
equations will be used. A formal procedure to solve for each of remaining 
fields is to take the curl ofEq.(4), 
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\7 (\7 E)= --(\7 B) 
t 
or 
E \7 2 E = ;t-(crE + &-) 
t t 
(10) 
(11) 
Since we have assumed sinusoidal time variation, Eq.(ll) becomes, 
(12) 
The problem is now to find H , E, and Ez in terms of constants which 
evaluated from the boundary conditions. 
First consider the dielectric region where conductivity, 
becomes, 
0. Thus, Eq.(l2) 
(13) 
Since E = 0, then Eq.(13) gives for the rand z components as follows, 
(14) 
If a solution of the form E,(r,z) = R(r)Z(z) is assumed, Eq.(l4) becomes, 
1 2 R 1 R 
---+ 
R r 2 rR r 
1 1 2Z 2 2 
= -----{1) Jl8 = -b 
r
2 Z z 2 
(15) 
The R(r) terms contain no z and the Z(z) terms contains nor. They could be 
set equal to a constant,-b2 as above. Then, the general solution for R and Z 
are, 
(16) 
(17) 
where a{= {J) 2;t&-b2 , J1(br) and N 1(br) are known as Bessel functions ofthe 
first and second kinds, order 1. The N 1(br) value is much bigger than the 
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J 1(br) values near br 0. Therefore, to simplify Eq.(16) , it is assumed that 
AI 0 . Thus, E r becomes, 
(18) 
The constants C, band a1 are to be determined by boundary conditions. Since 
there is only component of H, Eq.(3) gives, 
H 1 (rH ) 
VxH=(--)a,+[- ]az =jOJ&E 
z r r (19) 
The two separated equations are, 
H 
--=jOJ8E, 
z 
1 o(rH ) . } Ez 
r & 8 (21) 
Using Eq.(20), H yields as follows, 
H 
(20) 
(22) 
Then Ez can be found by using Eq.(18) and Eq.(21) as follow, 
(23) 
where No (br) is a Bessel function of second kind, order zero. 
Now consider the conductor region. It is assumed that the displacement 
current is negligible as compared to the conduction current and that E z is 
equal to zero in conductor region. Since 2 f-18(( f-ICJ, Eq.(12) gives, 
The vector fields Er and H can be found by the similar way, which was 
applied in dielectric region. 
Thus, E and H become, 
r 
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(25) 
(26) 
where ai = b2 + j JlO" . 
Boundary conditions 
In the previous section, the field vectors were found in the dielectric and the 
conductor regions. At the dielectric-conductor boundary, z=S/2, the tangential 
components of E, and H must be equal as shown in Fig. I. Thus, 
(£'<Conductor) E r(D;d.clrk) ) z !!_ 
2 (27) 
(28) 
It is assumed that busbar surface is very large, then the magnetic field, H 
was considered between the conductors but is neglected on the outside. Thus, 
H 
(Conductor) 0 s z -+T 
2 (29) 
The last boundary condition is related to the current source connection to the 
bus bars. As shown in Fig. I, the current source is connected to the bus bar by a 
round wire with radius ro . Thus, the value of the current using Ohm's law 
yields, 
I J·ds E.ds (30) 
or 
!!_ T 
I 2 E ·dz S r 
2 (31) 
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Busbar impedance calculation 
A simple way to calculate busbar impedance is using Ohm's law. Thus, the 
problem is to find the voltage values across the current sources. For the first 
current source, the voltage value can be found as follows, 
--
2 (32) 
where Ez is the electric field between the planar busbar. Thus, 
v; jJSbNo(bro) 
2Trr0 N1(brJ (33) 
The voltage value at the location of the second current source(r=rd) due to the 
first current source is, 
jJSbNo (brd) 
2Trr0 cN1(brJ (34) 
Therefore, the equal voltage value across the busbar due to the first current 
source becomes, 
(35) 
Another voltage value due to the second current source can be calculated in 
similar way and it is the same as Eq.(35). Using superposition law, the total 
voltage values due to the first and second current sources becomes, 
(36) 
Then, the input impedance ofbusbar can be defined as follow, 
z R+ j L 
or 
z 
v.q 
I (37) 
(38) 
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Therefore, 
R Re(Z) 
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Fig.4 : Resistance values of a planar busbar 
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Fig.3.(a) and Fig.4.(a) show the skin effect in the busbar. The internal 
inductance decreased but the resistance increased as the frequency increased. 
Fig.3.(b) and Fig.4.(b) show that the inductance and the resistance values of 
the busbar increased as the distance between two current source increased. 
Due to the skin effect at high frequency, both values of inductance and 
resistance do not change as the thickness, T, increased. According to Eq.(38), 
It is clear that the inductance is related to separation values and it can 
increased linearly as separation increased but, the minimum separation 
between bus bars is limited by the dielectric strength. 
Conclusions 
A mathematical method has been presented in this paper to calculate point 
input impedance of a planar bus bar using Maxwell's equations. In deriving the 
equations given in this paper, the assumption was made that the current was 
passed through a busbar in the 'r' direction in cylindrical coordinates. This 
assumption is close to practice for a planar bus bar with large surface area. 
The internal inductance can be minimised by decreasing the separation 
between bus bars and minimising of the distance between two current sources 
(for instance, the distance between the electronic switches such as IGBT and 
DC source in practice). The minimum separation between bus bars is limited 
by the dielectric strength. The distance between the switch and the DC source 
depends on the physical dimensions of device and the line capacitors. 
Another common problem in the conductors is the thermal energy generation 
from passing a current through a busbar. To minimise the busbar losses, the 
resistance value of the bus bar has to be reduced as far as possible. This value 
depends on the bus bar thickness, the distance between the two current sources, 
the conductivity and the frequency. At high frequencies, skin effect means that 
thicker busbar is ineffective in reducing losses. 
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Abstract: In power electronics, the high speed switching transients within power 
electronic converters are strongly affected by the resistance and inductance of 
connections between components. During commutation the di/dt can be around 
hundred amperes per microsecond and if the inductance value of the connection 
loop is more than a hundred nanohenrys, an overshoot voltage may be generated 
which can damage power electronic components. The parasitic inductance of the 
busbar becomes an important factor and it has to be kept as low as possible to 
minimise overshoot voltages. In recent years, a new type of a busbar, a planar 
busbar has been used in conjunction with fast semiconductor switching devices 
for high power applications to achieve low loop inductance. The increase of the 
busbar resistance during switching is another option to minimise the overshoot 
voltage at switching times. In this paper, a two layer planar busbar with different 
materials is proposed in order to increase the damping ratio at high frequency. 
Finite element simulations and experiments has been used to verify the 
theoretical results and show the strengths and weaknesses of this approach. 
Introduction 
The electrical characteristics (resistance and inductance) of connection loops 
have to be taken into account for power electronic applications particularly at the 
switching time. A common problem of conventional hard switched converters is 
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stray inductance, L, which should be kept as low as possible to minimise over 
voltages. Fast switching of power switches causes fast changing currents, ~, in 
converters. This magnifies the effect of parasitic inductances significantly, since, 
V L dl 
dt (1) 
Where V is the voltage overshoot during tum-off time, I is the current through 
the circuit and Lis the parasitic bus inductance [6]. 
A number of approximate equations exist for calculating the inductance of a 
rectangular conductor [2]. Exact equations have been given for the inductance 
between the parallel filament and rectangular bars by Hoer and Love [1]. In 
deriving the equations given in these papers, the assumption was made that the 
current density was uniform throughout the conductors. The calculation of the 
inductance and the resistance of the conductors at low and high frequencies have 
been considered by Skibinski [ 5]. He compared two kinds of conductors, a strip 
busbar and a circular cross section wire. Results show that the strip bus bar is the 
better conductor structure to minimise the stray inductance. 
A pair of large conductor sheets with a rectangular cross section separated by 
dielectric sheets is called a planar busbar and compared with the circular cross 
section wires contributes to the reduction of the inductance of a loop. A 
mathematical analysis of the planar busbar is performed at low and high 
frequencies in [10]. This paper developed expressions for the inductance and the 
resistance values between two points of a planar busbar, which is relevant for 
power electronic applications where a DC voltage source and an electronic 
switch are connected. The use of a planar busbar is necessary for high power 
application in power system environments. In power electronic applications such 
as inverter circuits, a DC voltage source is connected to some power electronic 
switches and a load through busbars. For example, Fig.l.(a) shows the case 
where the voltage across the load is V1oact=V De, and how the load current can be 
defined as two loops. When the switches change such that the load voltage is 
zero, (V1oact=O), the load current only passes through the second loop as shown in 
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Fig.1.(b ). At the switching time, a current loop around the loop 1 must go to zero 
as shown in Fig.l.(c). As soon as S1 starts to tum off, D2 turns fully on (the load 
current does not change due to the inductive load). The voltage equation is 
satisfied around loop 1 at the transition time, Vs1 = VDc LI ~; . Where L 1 is the 
total stray inductance of loop 1 and Vs1 is the voltage across the switch S1• Thus, 
while S1 is turning off, the stray inductance of the loop will cause an over voltage 
across S1• 
v + DC 
v,..., Stea~y state (a) TransHion (c) 
Voc I--_:._ '--,,.1 
I\ Ste~y state (b) 
(c) (d) 
Fig. I :Current loops at the different times for: (a) output voltage, V1oad = Vdc (b) output 
voltage, V1oad=O (c) transition time; (d) load voltage with PWM technique at transition 
time 
Fig.2 shows busbar impedance and other components at transition time. Rbus and 
Lbus are defined as the resistance and the inductance values of the planar bus bar 
and Cs.vitch is an internal capacitance of the perfect switch, S. 
Fig.2 : Equivalent circuit of a bus bar at switching time in terms of components 
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The overshoot voltage can be decreased if the damping ratio, 
increased. Assuming that the internal capacitance of the power electronic switch 
is constant, thus the damping ratio can be increased, when Rbus increased and/or 
L bus decreased. 
As a switching time of an electronic switch is reduced to submicrosecond ranges, 
a skin effect becomes an important issue in conductors. The skin effect occurs 
along the conductor width, when the current tends to flow closer to the outer 
sides of the busbar. Maxwell mathematically described the skin effect 
phenomenon in 1873 [3]. The current concentration near the conductor surface is 
increased as the frequency, the conductivity and the permeability of the 
conductor are increased. Thus, the results are an increase in resistance and a 
decrease in internal inductance. The determination of the current density as a 
function of frequency is the major problem in developing a theory for the skin 
effect. 
In this paper, a two layer planar busbar with different materials is proposed to 
increase the resistance of the planar bus bar at high frequency (switching times) 
and without significantly affecting the planar busbar resistance at low frequency 
(50Hz). Keeping the 50 Hz resistance low is necessary to give low ohmic losses 
for the main power transfer. Simulations and experiments verify the theory. 
Busbar impedance calculation 
Fig.3 shows a two layer planar busbar in cylindrical coordinates. It is assumed 
that each busbar conductor consists of two layers, each layer has a different 
thickness, conductivity and permeability. Two sinusoidal current sources of the 
form leu t) are applied with polarities taken as shown in Fig.3. The first current 
source is located at the origin and another at the distance r rd. Each current 
source is separately applied to the busbar and then the effects of both are 
considered by using the superposition law. 
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It is assumed that only vector components Jr, H , Ez and Er exist due to the 
symmetrical situation in cylindrical coordinates as shown in Fig.4. 
The task is to determine the r and z variations of the field vectors usmg 
Maxwell's equations. The steps are as follows: 
Vx(VxE) = --(Vx B) 
t 
Or, 
z E V E=Jl-(aE+&-) 
t t 
(2) 
(3) 
Since we have assumed sinusoidal time variation, Eq.(3) becomes, 
(4) 
(a) 
z 
,---+----------,f"T2 
~----+---~~--------~-Tl 
-1-L rf.~~~~~2-----~roo Insulat~}- ,.Jo 
~----+---------------~~Tl 
'-----'------------''-..T2 
(b) 
Fig.3 :(a) Two layer planar busbar (b) Cross section of two layers planar busbar in 
cylindrical coordinates 
The problem is now to find H , Er and Ez in terms of constants evaluated from 
the boundary conditions. 
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Ez 
Fig.4: Electric and magnetic vectors in cylindrical coordinates at the location of the 
current source 
First consider the dielectric region where conductivity, 
becomes, 
(5) 
0. Thus, Eq.(4) 
Now consider the conductor region. It is assumed that the displacement current is 
negligible as compared to the conduction current and that E z is equal to zero in 
the conductor region. Since m2 &((m a, Eq.(4) gives, 
(6) 
Electric and magnetic field vectors in dielectric and conductor regions have been 
shown in [1 0] and they are valid for both regions of the planar bus bar. 
Conductivity and permeability of different materials are defined as 1 & p 1 and 
2 & p 2 , in the regions 1 and 2, respectively. 
s 
At the dielectric-conductor boundary, z 2 , tangential components of E, and 
H must be equal. Thus, 
(7) 
(HI (Conductor) H (Dielectric)) Z !._ 
2 (8) 
It is assumed the bus bar surface is very large, thus the magnetic field, H 2 , IS 
considered between the conductors but is neglected on the outside. Thus, 
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H 2 (Conductor) (9) 
At the boundary conditions between two layers, s z = 2 T1 , the tangential 
component of H andE, must be equal. Thus, 
(10) 
(11) 
As shown in Fig.3, the current source is connected to the busbar by a round wire 
with radius ro to the layers 1 and 2. Thus, the values of the currents using Ohm's 
law yield, 
I J · ds cr E.ds (12) 
A simple way to calculate the busbar impedance is using Ohm's law. Therefore, 
sum of the voltage values across the sources becomes, 
V = j!SbNo(brJ j!SbN0 (brd) 
eq 2n:r
0 
&N1 ( br0 ) 211Y0 N1 ( brJ 
Where, 
a~ = (1 j)~:r f Jlz z 
K a2 poth(a~T2 ) 
1 
Kz = K 1Cosh(a2T;) Sinh(a2T;) 
K 1Sinh(a2T1) Cosh(a2T;) 
(13) 
(14) 
(15) 
(16) 
(17) 
(18) 
(19) 
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Finally, the input impedance of the planar busbar with two layers can be 
expressed as follows, 
Z R+j L v.q 
I (20) 
These formulas were applied for the case of copper and nickel with 
1= 5.8e 7 & 2 = 1.4e 7 and Jl1 = 1 & Jlz = 600, respectively. The damping 
ratio can be increased up to 50 times compared with the one layer planar busbar 
as shown in Fig.5. Thus, using the two layer planar busbar with a good 
conductivity and permeability, the damping ratio can be increased at high 
frequencies (switching times) due to the skin effect. The inductance value of the 
two layer planar busbar (copper & nickel) is increased due to the magnetic 
property of nickel. 
15o,-,,--,-,--'-,-, -'---,--, ----, 
' ' ' 
' ' ' 
(1:: :::::·T:::::::::::::::::: ... T:::::: J,: :::::::t:::::··;:::::::;:: .. ::::;::::::: §. 1 •••... : •••..•.• L ..... .L. ..... L ..... 
~ 0 ! i l i 
0 4 6 
'" : : : : 
O 50'-----'',------'~--'-~ --"-' ---.!1 0 
2000 ,----,-----Fre-,-qu_enc-'--y {7
MH-'z )---,--~ 
1i : : : : 
.!! 1500 ······+-·····+·······!. ···+······· 
60 ,-----,-----Fre,ou_enc_y 7
{MH_z )---,------, 
1i i i i ' 
.!! 40 ·······'········'··· .: •••••••• , ••••••. t 1000 ~------i····· ·f··-····1·······-~--------
i 500 ••• --~---····+·······i·······-~---···· 
~ i : i i 
~20 .... •i·······-~---····j·······t······· 
~ 0 0 : ! ~ : 10 !; 0 : : : : 0 0 4 6 10 
(a) Frequency (MHz) (b) Frequency (MHz) 
Fig.5 : Inductance and resistance values of (a) a two layer planar busbar; nickel & 
copper, S = 1mm, TNickel = 0.01 mm, Tcopper= 1mm and rct=100mm (b) a one layer 
planar busbar S = 1mm Tcopper= 1.01mm and rct=100mm 
Simulations and experiments 
3D finite element software, Ansoft, has been used for the simulation of the two 
layer planar busbar (copper & nickel) [11]. Fig.6 and Fig.7 show the simulation 
results for the current density in copper, nickel and the insulator areas. 1 mm 
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insulator (air) has separated two Copper plane sheets with thickness of 1mm and 
with 0.01 mm nickel coating. 
As expected, the current density in the second layer, the nickel area, is much 
higher than the first layer, the copper area, at high frequencies due to the skin 
effect as shown in Fig.6. 
Copper 
Nickel 
Insulator 
Fig.6 :Current density in copper, nickel and insulator areas 
Nickel Nickel 
~ / 
Copper 
\. 
Insulator 
l 
Copper 
/ 
0 1.01 2.02 3.02 
Fig.7 : Simulation result of the current density in copper, nickel and insulator areas for 
the planar busbar with S = lmm, TNickei = 0.01 mm and Tcopper=lmm. 
Table I shows theory and simulation values of the two layer planar busbar 
resistances at different frequencies for copper & nickel materials with thickness 
Tcopper = 1 mm, TNickel=0.01 mm. 
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Table I 
"'· f= 1 MHz f=2 MHz ..,._., I' ~ 
Resistance (Theory) 33.93 m-Ohms 45.1 m-Ohms 
Resistance (Simulation) 28.47 m-Ohms 37.8 m-Ohms 
Two different types of planar busbars, one layer (copper) and two layer (nickel & 
copper), have been examined experimentally to compare voltage waveforms at 
switching times as shown in Fig.8. Two copper plane sheets with thickness of 
1mm with 0.01 mm nickel coating have been separated by 1 mm insulator (air). 
A de supply is connected to the busbar and an R-L load is located at 60 em away 
from the de supply through a diode and an IGBT. A pulse generator was 
connected to the gate of the IGBT turning it on and off. At tum off time, the 
busbar current approaches zero and the IGBT is turned off. Thus, an overshoot 
voltage appears across the IGBT, Vcts, as shown in Fig.9. The same structure has 
been examined for a pure copper busbar to evaluate the two-layer busbar as an 
alternative. 
Fig.5 shows that the resistance and the inductance values of the nickel-copper 
busbar have been increased to 50 and 2 times the pure Copper busbar, 
respectively. Thus, the damping ratio of the two layer planar bus bar is not high 
enough to decrease the overshoot voltage across the IGBT at the tum off time as 
shown in Fig.9 & Fig.1 0. At the tum off time, the IGBT works as a current 
source and the peak value of the overshoot voltage can not be influenced by the 
small resistance value of the bus bar but the decay envelope transition time for the 
two layer planar busbar is much less than the one layer bus bar. 
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R 
Bus bar RLoad 
De Supply + 
Pulse Generator 
Fig.8 : Circuit diagram for experiments on a planar busbar. 
MEASURE 
Fig.9 :Experimental result of a voltage across ofiGBT, Ycts, for a two layer planar 
bus bar 
2~Har~ee 
13:~8:~3 
1\ 
\ 
" .... 
\ "' 
.. \ 
"I\: 
MEASURE 
I~ ' [6] .... 
. liiiJ 
.... 
.. "" .. ~ 
K "\. . . . . . . . . ····~ 
Fig.l 0 : Experimental result of a voltage across of I GBT, V cts, for a one layer planar 
bus bar 
Conclusions 
In this paper, the two layer planar busbar with copper and nickel materials is 
proposed as a means to increase the resistance of the planar busbar at high 
frequencies (during switching) and without significantly increasing the planar 
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busbar resistance at low frequency (50 Hz) in order to limit the ohmic losses. The 
skin effect is a function of conductivity, permeability and frequency and it occurs 
along the conductor width, when the current tend to flow closer to the busbar 
edges with increasing of frequency. Thus, at high frequency, due to the high 
permeability of nickel (compared to copper), the current density in the nickel 
area is much higher than in the copper area and also the skin effect is much 
higher in the nickel conductor. The resistance and the inductance values of the 
nickel-copper busbar have been increased to 50 and 2 times that of the pure 
Copper bus bar, respectively. The damping ratio of the two layer planar bus bar is 
not high enough to decrease the overshoot voltage across the IGBT at the tum off 
time but the decay envelope transition time for the two layer planar busbar is 
much less than the one layer busbar. Meanwhile, at low frequency (50 Hz), the 
skin effects in both conductors are weak and the Copper conductor carries a high 
current density compared to the nickel area due to its high conductivity. This 
effect decreases the resistance value of the planar busbar at low frequency. 
References 
1. C.Hoer, C.Love, "Exact Inductance Equations for Rectangular Conductors 
With Applications To More Complicated Geometrise," Journal of research, 
Vol. 69c, No.2 April-June 1965, pp.l27-137. 
2. F.W.Grover, "Inductance Calculations," D. Van Nostrand Co., Inc., 1946. 
3. L.T.Hwang, "A review of the Skin Effect as applied to Thin Film 
Interconnections," IEEE Trans. on Components, Vol. 15, No.1, Feb 1992, 
pp.43-55. 
4. H.J.Beukes, J.H.R.Enslin, R.Spee, "Busbar Design Considerations for High 
Power IGBT Converters," IEEE APEC Conf., 1997, pp-847-853. 
5. G.L.Skibinski, D.M.Divan, "Design Methodology & Modelling of low 
Inductance planar Bus Structures," EPE Conf. 1993, pp.98-105. 
6. J.L.Schanen, E.Clavel, J.Rouder, "Modelling of low Inductive Busbar 
Connections," IEEE Industry Application Magazine, Sep/Oct 1996, pp.39-43. 
66 
Chapter 2 
7. E.Clavel, J.Roudet, Y.Marechal, "Design of a Commutation Cell of a High 
Power IGBT Inverter-The Contribution of the Simulation," IEEE industrial 
Applications Society, Annual Meeting, Oct/1997, pp.l014-1021. 
8. R.E.Matick, "Transmission Lines for digital and Communication Networks," 
An IEEE press classic Reissue, 1995. 
9. S.Ramo, J.R.Whinnery, T.V.Duzer, "Fields and Waves in Communication 
Electronics," John Wiley & Sons, Inc., Third Edition, 1993. 
10.F.Zare, G. Ledwich, " A Plane Busbar Impedance Calculation Using 
Maxwell's Equations", 11th International Symposium on High-Voltage 
Engineering Conference (ISH 99), London, UK. 
11. "Maxwell 3D field Simulator User Manual," Ansoft Corporation, 1999. 
67 
Chapter 3 
This chapter presents the following paper: 
F.Zare, G.Ledwich, K.Hoffman, "Physical Busbar Structure for 
Multilevel Converters", this paper was published in the proceeding of the 
Australasian Universities Power Engineering Conference, 
AUPEC/EECON'99, Darwin, Australia, 26-29 September 1999. 
Chapter 3 
Physical Bus bar Structure for Multilevel Converters 
Firuz Zare Gerard Ledwich Keith Hoffman 
School of Electrical & Electronic Systems Engineering 
Queensland University of Technology 
GPO Box 2434, Brisbane, QLD, 4001, Australia 
f.zare@qut.edu.au g.ledwich@qut.edu.au k.hoffman@qut.edu.au 
Abstract: In recent years, a new type of inverter, the multilevel voltage source 
inverter, has become popular in high voltage and high power applications. 
Multilevel inverters are particularly suitable for harmonic reduction in high 
power applications where semiconductor devices are not able to operate at 
high switching frequencies. It is also usual to utilise planar busbars in high 
voltage multilevel inverters used in the power system environment. If planar 
busbars are used in conjunction with fast semiconductor switching devices the 
parasitic inductance of the bus bars becomes an important issue. The common 
problem for conventional hard-switched converters is stray inductance. It is 
important that this is kept as low as possible to minimise overvoltages. In 
multilevel inverters there are different loop inductances between busbars and 
power switches due to different switching states. Results show that the 
physical layout of the busbars is very important for minimisation of loop 
inductance in each switch state topology. In addition, the separation of the 
busbars is limited by the insulation capability between conductors. In this 
paper, a symmetrical busbar structure is proposed for multilevel converters 
with diode-clamp and flying-capacitor topologies. The symmetrical structure 
minimises the variation in stray inductance for different switching states. The 
overshoot voltage and thermal problems, as mentioned above, are considered 
for each topology to optimise the planar busbar structure. 
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Introduction 
A common problem with conventional hard switched converters is stray 
inductance which should be kept as low as possible to minimise overvoltages. 
Fast switching of power semiconductor switches causes high di/dt currents in 
the converter. This significantly magnifies the effect of parasitic inductances 
smce: 
L 
di 
v -
dt (1) 
v is the voltage overshoot during tum-off time, i is the current through the 
circuit and L is the parasitic bus bar inductance [ 4]. By considering the internal 
capacitance of switch the maximum allowable stray bus inductance in lossless 
circuits is derived by equating stray inductance energy trapped in the bus 
structure and energy stored in switch's capacitance C, as follows, 
L=c[I::J Ij (2) 
where V is the peak voltage developed and I is the current through the switch 
prior to switching. Thus, minimisation of the bus inductances reduces 
overshoot voltages. 
A number of approximate equations exist for calculating the inductance of 
rectangular conductor [1-6]. Exact equations have been given for the 
inductance between a parallel filament conductor and rectangular bar by Hoer 
& Love[l]. The calculation for inductance and resistance of conductors at low 
and high frequencies has been done by Skibinski & Divan[ 4]. In deriving the 
equations given in these papers, the assumption was made that the current 
density was uniform throughout the conductors. A mathematical analysis of 
the current in a plane busbar has been done at the low and high frequencies 
and a point input impedance has been derived by Zare & Ledwich[7]. This 
type of result is close to the realistic case for a plane busbar with a large 
surface area and a DC voltage source and electronic switch connected to it. 
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The use of the planar bus bar is necessary for high voltage multilevel inverters 
used in the power system environment. The most popular structure proposed 
as a transformerless voltage source inverter is the diode-clamp inverter based 
on the neutral point converter proposed by Nabae & Takahashi [8] as shown in 
Fig.l.(a). Various generalised structures of multilevel converters have been 
proposed in the literature [9,10,11]. Another popular topology is flying-
capacitor voltage source multilevel inverter as shown in Fig.l.(b ). These 
topologies have a lot of applications in power electronics. Due to different 
switching states, different stray inductances appear during switch transition 
periods. Because the inductance value is a function of separation and length of 
busbars [7], in order to minimise the loop inductance value, the separation and 
length have to be as small as possible. It is clear that for each multilevel 
converter topology that the separations between the busbars involve in the 
switch transitions has different separations. 
• Busbar nwnber 
(a) 
Fig.l : Multilevel inverters topologies (a) diode-clamp (b) flying capacitor 
Another common problem with the conductors is the thermal energy 
generation caused by current in the bus bar. The surrounding thermal resistance 
has to be as low as possible so that heat transfer from the different layers of 
bus bars is effective. In a multilevel inverter the bus bars may consist of series 
and parallel layers with different thermal resistances due to different electrical 
insulators. A number of different busbar structures may be proposed for 
multilevel converters but the choice between structures will be dependant on 
the minimisation of stray inductance and thermal resistance of the insulating 
material. 
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Switching states in multilevel converters 
Multilevel converters have several switching states to generate the desired 
sinusoidal voltages using pulse width modulation techniques and generate 
different voltage levels at the output of inverter. There are also different 
switching transitions that can occur when the output voltage is changed from 
one voltage level to another. These transitions can cause an overshoot voltage 
to occur due to stray inductance. In this paper, all switching states have been 
considered for a single-phase multilevel converter with diode-clamp and 
flying-capacitor topologies in order to find the loop inductances. 
Diode-clamp topology 
Fig.l.(b) shows a five level diode-clamp topology which consists of two 
capacitors (C 1 & C2) and four diode clamps, D1-D4. One of the major problems 
in multilevel converters is the unbalanced voltage of capacitors during 
operation. Each switching state may charge or discharge these capacitors. 
Thus, it is necessary to use different switching states to balance capacitor 
voltages during operation. At the same time, different current loops are created 
by different switching states as the output voltage is changed from one voltage 
level to another. For instance, two distinct switching states can change the 
output voltage of inverter from Vct to Vct/2 level as shown in Fig.2.(a) and 
Fig.2.(b). Then, the current which passes through C2 and S1 is decreased to 
zero and through D1 increased at the transition time, when output voltage 
changes from V ct to V ctl2 level. Fig.2 shows the current loops at the steady 
state and during transition times for a selected case. These switching states 
create different current loops and distinct loop inductances. 
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Fig.2: Current loops at the different times (a) output voltage Vct (b) output voltage 
V ctl2 (c) transition time (d) output voltage waveform 
The authors have considered the current loops for all possible transition states 
in order to determine the loop inductances. Interestingly, results show that 
different transitions have the same loop inductance. Fig.3 and Fig.4 illustrate 
all possible loop inductances of the single-phase five-level converter with 
diode-clamp topology for positive and negative load current, respectively. 
Because the inductance is a function of separation it can be minimised by 
decreasing the separation between busbars which carry current during 
transition periods. 
Fig.3 : Current loops at the transition times for positive load current 
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Fig.4 : Current loops at the transition times for negative load current 
Flying-capacitor topology 
Fig.l.( a) shows a five level single phase multilevel inverter which consists of 
one capacitor and four switches per leg. This topology is simple to control and 
the voltage synthesis has more flexibility than a diode-clamp topology [1 0]. 
Similar to diode-clamp topology, different switching transitions exist when the 
output voltage is changed from one voltage level to another. All loop 
inductances paths are shown in Fig.5 at the transition times. 
Fig.5 : Current loops at the transition times in multilevel inverter with flying-
capacitor topology 
In order to minimise the loop inductance value, the separation between the 
busbars which conduct cunent has to be kept as low as possible. Therefore, it 
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is clear that the physical structure ofbusbar and specially, the location of each 
layer of bus bar are important. 
Capacitor location in converters 
As mentioned before, the busbar inductance value is a function of separation 
and length. In this section, it will be shown that the location of the main 
capacitors is important for minimising loop inductance. Fig.6 shows the 
current loops of a multilevel inverter with flying-capacitor topology for 
different locations of main capacitor and for the same switching states at 
transition times. It is clear that the stray inductance can be decreased when the 
main capacitor is located between the phase legs due to the smaller loop paths. 
Because the performance is limited by the worst possible case, the maximum 
loop inductance has to be considered for each topology. A point input 
inductance value of bus bar is a Bessel Function of the loop length [7] thus, the 
stray inductance can be decreased by up to 10% when the length is decreased 
50%. These studies indicate that it is crucial to consider the location of main 
capacitor and other components in order to minimise loop inductance length in 
addition to any consideration optimise the physical structure ofbusbar. 
w 00 
Fig.6 : Current loops at the transition times for different locations of main capacitor 
(a) at the side (b) at the centre 
Thermal problems in multilevel converter with busbar structure 
Heat is generated when current passes through the busbars and it is important 
that thermal heat flow is not overly restricted by the insulation between the 
busbars. For one-dimensional heat conduction in a plane insulator, heat is 
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transferred exclusively in one direction. Heat transfer occurs by convection 
from the hot material (busbar) at temperature T ,r to one surface of the 
insulator at Ts,r, by conduction through the insulator, and by convection from 
the other surface of the insulator at Ts,z to the cold material (heatsink or 
ambient) at T ,z as shown in Fig.7. 
Thermal resistance is associated with the conduction or convection of heat. 
Thus, the thermal resistances for conduction and convection can be defined for 
a surface area, A, and thickness, w, as follow: 
~,cond w kA 
(3) 
Rt,conv 
1 
hA 
(4) 
Ts,1 Ts,2 
T=,l 
w 
(a) 
ll=,l Ts,I 
Rtr=-1- Rt2=J£.. Rt3=h21A h1A kA 
(b) 
Fig.7 : Heat transfer through a plane wall (a) temperature distribution (b) thermal 
circuit 
Where, k and hare the conduction and convection conductivities, respectively. 
The total thermal resistance can be found by adding the conduction and 
convection resistances, which are in series [12,13]. 
In a multilevel inverter, the bus bars may consist of different layers of bus bars 
and electric insulators with series and parallel thermal resistances due to 
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implicit structures. A thermal resistance has to be decreased as low as possible 
to transfer the heat from different layers of the bus bars. One of the advantages 
of a busbar is that it can act as an heatsink due to its large surface area. 
Thermal problems however, do occur for inner busbars due to the higher 
thermal resistance of the electrical insulators. Thus, to decrease thermal 
problems, an electrical insulator with high thermal conductivity as well as a 
bus bar with a good physical structure is useful. 
withtherroalresinivity 
Fig.8 :Physical structure of three layers bus bar (a) parallel bus bars (b) stair bus bar 
A staircase structure for busbars can minimise the thermal resistance due to 
the exposure of inner bus bars to ambient conditions. This is illustrated in Fig.8 
and compared to a normal parallel busbar. The thermal resistance of the 
staircase bus bar structure decreases compared to a parallel structure, when the 
surface areaS, is increased. 
Physical structure of bus bar for multilevel converter 
A number of different busbar structures may be used for the multilevel 
converter but, when considering the overshoot voltage due to stray inductance 
and the thermal problems, the inductance value and the thermal resistance has 
to be as low as possible. Therefore, the location of each busbar is important in 
the multilevel inverter and has to be considered in the overall design. 
According to the previous sections, the following considerations have to be 
given to improve overall converter structure: 
Decrease of bus bar separation according to distinct switching states 
Decrease loop inductance length by selecting correct locations for power 
electronic components 
Implement staircase structure for bus bar to alleviate thermal problems 
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A symmetrical structure of busbars for a single-phase multilevel converter 
with diode-clamp and flying-capacitor topologies is proposed in Fig.9. 
According to Fig.5 the separation between busbar numbers, 2,3,4 and 1,2,4,5 
(the location of each busbar in the electric circuit was shown in Fig. 1) has to 
be made as low as possible in order to minimise the inductance. Fig.9.(a) and 
Fig.lO.(a) show the proposed physical structure of the planar busbar for the 
flying-capacitor topology. For instance, the first current loop of flying-
capacitor topology consists ofSt, S4, Ca and Cmain linking with busbar numbers 
1 ,2,4 and 5 as shown in Fig.5 and it is clear that the separation and length of 
this current loop is quite low. 
(a) 
(b) 
Fig.9 : Physical structure of bus bar for multilevel inverters with different topologies 
(a) flying-capacitor (b) diode-clamp 
Similar to the current loops of the flying-capacitor topology and using Fig.3 and 
Fig.4, the important busbars in diode-clamp topology have been considered in the 
overall design. A physical structure of the planar bus bar is proposed for diode-clamp 
topology as shown in Fig.9.(b) and Fig.lO.(b). The symmetrical structure minimises 
the variation in stray inductance for different switching states. The overshoot voltage 
and thermal problems, as mentioned above, are considered for each topology to 
optimise the planar busbar structure. 
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Fig.lO: Top view ofbusbar structures with locations of components for (a) flying 
capacitors (b) diode-clamp topologies. 
Conclusions 
In this paper, the stray inductances of planar bus bar for multilevel converter 
have been considered. In order to minimise stray inductance, all possible loop 
inductances of diode-clamp and flying-capacitor topologies have been found. 
Because the performance is limited by the worst possible case, thus the 
maximum loop inductance value has to be considered for each topology. The 
results show that the location of each layer of busbar, location of power 
electronic components especially main capacitor are important to decrease 
overshoot voltage and thermal problem effects. Due to implicit topologies of 
multilevel inverters and different current loops, a symmetric structure of 
busbar for multilevel inverter have been proposed in this paper that are 
compatible to the results which can minimise overshoot voltage and thermal 
effects. 
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Space Vector Modulation Technique with Reduced 
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Abstract: An optimum space vector modulation technique for a three-phase 
voltage source inverter based on a minimum-loss strategy is described in this 
paper. This new method has six switching transitions per cycle less than the 
minimum-loss strategy due to a zero vector, which does not alternate between 
each sector. Matlab simulations are carried out for calculation of timing values 
of each pulse and generation of pulse pattern for constant switching losses. 
Finally, the harmonic spectrum and weighted total harmonic distortion for 
these strategies are compared and results show up to 7% weighted total 
harmonic distortion improvement over previous minimum-loss strategy. 
Keywords: Modulation strategies, Three phase systems, High frequency 
power converters, Harmonics, Simulation. 
Introduction 
Pulse width modulation (PWM) is a signal processing technique used for 
synthesising an arbitrary waveform for a particular application. The ideal 
PWM technology for a power electronic converter is one that can achieve the 
maximum possible voltage or current transfer ratio for a given converter, 
whilst generating a minimum of low order harmonics and creating minimum 
switching losses. 
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Due to the improvement of fast switching semiconductor power devices, the 
voltage source inverters with PWM control, as shown in Fig.1, particularly has 
been growing. During the last few decades, a large variety of methods, 
different in concept and performance, have been developed as different PWM 
techniques. The switching patterns can be generated with different modulation 
principles. For instance, the sinusoidal PWM refers to the generation of PWM 
outputs with sine wave as the modulating signal. The on and off instants of a 
PWM signal in this case can be determined by comparing a reference 
sinewave with a high frequency triangular wave [1-4]. In order to increase the 
modulation index without overmodulation, the third harmonic injection 
modulation strategy was preposed [ 5]. 
A different approach to PWM is based on the space vector modulation strategy 
(SVM). The classic SVM strategy first proposed in [6] and then becomes very 
popular due to its simplicity. This method consists of a specific switching 
sequence the inverter to generate a desired voltage. The duration of the 
individual states is determined from simple formulas, which allows simple 
implementation of the strategy in a microprocessor. 
Vd 
Three Phase Load 
Fig.l : A three-phase voltage source inverter 
Several strategies based on SVM techniques using various modulating 
functions have been proposed by [6-10]. The freedom of choice of the zero 
vectors results in a potential variety of switching patterns. The discontinuous 
modulating functions of the SVM techniques are popular due to their reduced 
switching feature [8-9]. 
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One of the discontinuous SVM strategies with minimum switching losses 
proposed by [9]. This paper presents an optimum SVM strategy, which has 
weighted total harmonic distortion less than the SVM with minimum loss 
strategy for a constant switching number. 
An overview of SVM technique 
The SVM technique consists of eight switching vectors which can be defined 
as follows: 
Non-zero vectors: V1(100), V2(110), V3(010), V4(011), V5(001), V6(101) 
Zero vectors: V0(000), V7(111) 
The numbers 0 and 1 represent the open and closed states of the inverter 
switches, respectively. Fig.2. shows the zero and the non-zero vectors which 
are generated by the inverter switches. These vectors and a reference voltage, 
Vre6 can be defined in an coordinate system. The non-zero vectors create 
six sectors in the plane and the zero vectors are located at the origin of the 
plane. 
Fig.2 : Switching states in a conventional three-phase inverter 
The desired voltage is approximated by a time average of the selected voltage 
vectors. These selected vectors are non-zero vectors which are adjacent to the 
Vref· For instance, V1 and V2 are adjacent to the Vref in sector I. Fig.3 shows 
the positions of the reference voltage and vectors in the plane. 
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Fig.3 : Sectors and switching vectors in coordinate system 
The Vref components in the coordinate system can be found from the 
desired three phase voltages (V a V b V c) as follows, 
1 
-1 -1 l 
[V_l 2 -~ [v" l Vp 0 J3 (1) = -- v: 2 2 b VJ 1 1 1 V, J 
2 2 2 J 
For a set of symmetrical three phase voltages, Vo is equal zero. Thus, 
V =~V 2 a (2) 
(3) 
Therefore, the Vref can be defined as follows: 
v 
=tan 1(1) 
v 
(5) 
(4) 
Eq.(l) can be used to stabilised the V and V values of the eight switching 
vectors for the DC line voltage, V d, as shown in Table I. It is clear that the 
components of the zero vectors are equal zero and they are located at the 
origin of the afJ plane. 
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Table 1: V and Vp values of the eight switching vectors. 
Switching Vectors VI v2 v3 v4 Vs v6 v7 Yo 
v vd vd ~ Va ~ vd 0 0 2 2 2 2 
vjJ 0 .J3v 2 d .J3v 2 d 0 .J3v 2 d .J3v 2 d 0 0 
There are different sequences of switching states for each strategy where at 
least one of the zero vectors, V 7 or V0 is required to generate the desired 
voltage. The Vref locus in the aj3 plane is a circle for a set of symmetrical 
three phase sinusoidal voltages and it can be realised by any switching 
sequence. To achieve minimum switching transition, it is necessary to arrange 
the switching sequence in such a way that only one transition is performed by 
each switching state. 
An optimum space vector modulation strategy 
This strategy consists of two non-zero vectors and one of the zero vector, V7 
or V0 per each switching cycle and is similar to another SVM strategy which is 
known as "SVM technique with minimum switching losses" [9]. In the 
optimum SVM strategy, SVM0 p, the zero vector starts and ends a switching 
sequence, while in the SVM with minimum switching losses, SVMmsb the zero 
vectors are located in the middle of the switching sequence. 
Before discussing simulation results, it is better to consider the switching 
sequences for each strategy. 
The zero vectors alternate in each sectors (SVMmst) 
Sector I: 
Sector II: 
V1(100), V2(llO), V7(111) ,V2(1lO) ,Vt(lOO) 
V2(110), V3(010), V0(000) ,V3(010) ,V2(110) 
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---- Sector I---- Sector II 
Sa 1s 1 
S'al-------~-------~---+-'--....~..~....---11.,... 
Sc ~ ~ I 
s•c.__ ........ ___. ______ ...~-_._...._...._ _ ,__--t.,.. 
Fig.4 : Pulse pattern of the SVMmsl strategy for three phases in sectors I and II 
The zero vectors do not alternate in each sector (SVMop) 
Sector I: 
Sector II: 
Vo(OOO), V1(100), V2(110), V1(100) ,V0(000) 
Vo(OOO), V3(0lO), V2(llO), V3(0lO) ,Vo(OOO) 
---- Sector I----
Sa ~ Ts I~ I 
Sector II 
Ts(n+l) 
I 
S'a 1-'---J....,------...,.....---~-+--..~......~-.----t.,.. 
Sb 
S'b t-L.....J..___. ______ _.__....~-..~..-+-'--_.__~...----1.,... 
Sc S'c .__ _ ___. ______ ....__ _ ...._ __ ,___.,.... 
Fig.5 : Pulse pattern of the SVMop strategy for three phases in sectors I and II 
By considering the switching sequence of the SVMmsl and the SVMop 
strategies, it is clear that each strategy has four switching transitions per 
switching cycle, Ts, as shown in Fig.4 and Fig.5. But an advantage of the 
SVMop strategy is one that has six switching transitions less than SVMmsl since 
the zero vectors do not alternate in each sector. These six switching transitions 
only occur when the last switching sequence of a sector is finished and a first 
switching sequence of the next sector is started, as shown in Fig.4. Because six 
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sectors exist in the af3 plane, thus SVMmsl has six switching transitions more 
than SVMop strategy. 
Defining Prmsl and Prop as frequency ratios for the SVMmsl and SVMop 
strategies, respectively, the number of switching transitions per cycle for each 
of them can be found as follows: 
(6) 
(7) 
Where, Nmsl and Nop are the number of switching transitions per cycle. 
A straightforward way to determine such a measure is to calculate a weighted 
total harmonic distortion THD for the switching waveform as follows: 
THDl m -
v; (8) 
THD2 ~ -
v; (9) 
The relationship between the frequency ratios of the SVMmsl and the SVMop 
strategies can be found by considering the constant switching transitions per 
cycle. Thus, 
(10) 
Then, 
(11) 
Eq.(14) shows that for a constant switching number the Prop is not integer. 
Table II shows the THDI and THD2 values of both strategies for different 
frequency ratios and modulation depth 0.75. 
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Table II: A comparison of THD for the SVMmsl and the SVMop strategies 
Switching Strategy SVMmsi SVMor SVMop SVMor Frmsl=18 Froo=18 Froo=19 Fr00 =20 
THDl I 4.2% 4.26% 4.03% 3.84% 
THD2 18.64% 18.74% 18.18% 17.77% 
Number of Transitions per Cycle 78 72 76 80 
Table II shows that the SVMmsi strategy has 4.2% of THDI for 78 transitions 
per cycle, while the SVMop strategy has 4.03% and 3.84% of THDl for 76 and 
80 transitions per cycle, respectively. An approximate value of THDI for the 
SVMop strategy for 78 transitions per cycle can be defined by an average value 
of THDI for 76 and 80 transitions per cycle. Thus, the SVMop strategy has 
3.935% THDl for 78 transitions per cycle which is about 6.3% less than 
compared to the SVMmsl strategy. 
The same comparison can be applied for THD2 for the SVMop and the SVMmsl 
strategies. The results show that the SVMop has 3.66% of THD2 better than the 
SVMmsl strategy. 
Fig.6 shows THD for the SVMmsi and the SVMop strategies for 78 switching 
transitions and different modulation depth. 
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Fig.6 : THD for the SVMmsi and the SVMop strategies for 78 switching transitions 
and different modulation depth (a) THDI (b) THD2 
Fig.7 shows a simulated harmonic spectrum of the line to line voltage of the 
SVMop and the SVMmsl strategies for Fr=24 and modulation depth 0.75. 
0.8 ,-----,----,----.--,---,---,----,----,---.---, 
(a) harmonic order 
0.8 ,-----,----,---,---,---,---.,-----,----,---,---, 
:J 0. 6 ------ -~----- --~------ ~------- ~-- ----- ~ -------;---- ---~-- --- --~----- --~- -----
.9: : : : : 
13) : : I : I I I I : E oA ------ -~----- -+-- --+- ----- ~-- -----1------- !-------~------+- --- --+---- --
0 I I I 0 I I I f I 
> : : : : : : : : : 
~ o. 2 -------r-------( -----~-------1----- :-------r-------r-------~--------(-----
. ' 
(b) harmonic order 
Fig. 7 : The harmonic spectrums of line to line voltage for a Fr=24 and modulation 
depth 0.75 (a) SVMop (b) SVMmsi 
Conclusions 
One of the degrees of freedom for optimisation of the SVM strategy is the 
selection of the zero vectors in the switching sequence. This paper showed that 
by putting either of the zero vectors, V 7 or V0 at the start and the end times of 
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the switching sequence, the number of switching transitions can be reduced. 
For constant switching transitions, the THDI and the THD2 have been 
calculated by Matlab simulation and the results show that the SVMop strategy 
has better THD than the SVMmsl when they are compared with the constant 
switching transitions per cycle. The technique, belonging in the class of PWM 
strategies based on the concept of SVM strategy, should be very easy to 
implement by digital systems. 
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Chapter 5 
A New Hysteresis Current Control Technique for 
Multilevel Inverters 
F.Zare G. Ledwich 
Queensland University of Technology 
Australia 
Abstract: Multilevel inverters provide an attractive solution for power 
electronics when both reduced harmonic content and high power are required. In 
this paper, a new hysteresis current control technique based on magnitude and 
time errors for an "n" level inverter is proposed. This method also considers how 
to improve unbalance voltages of capacitors using adjacent voltage vectors in 
order to have a minimum switching losses. Finally, Matlab simulations have been 
carried out to verify the current controller. 
Keywords: Multilevel inverter, hysteresis and current control. 
Introduction 
During last decade, multilevel inverters have attracted many researchers due to 
reduced harmonic content, high power and reduction of voltage stress, dv/dt, in 
power electronic applications. Switching of power electronic devices are 
controlled in multilevel inverters to synthesise a desired output waveform by 
several levels of voltages and using correct available switching states. As the 
number of capacitors increases, the output waveform becomes a staircase wave, 
which approaches to the sinusoidal waveform with minimum harmonic 
distortion. The most popular structure proposed as a voltage source multilevel 
inverter are the diode clamp inverter based on the neutral point converter [1] and 
the flying-capacitor topology [2] as shown in Fig.l. Various generalised 
structures and applications of the multilevel inverters have been considered in the 
literature [3,4]. 
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In most high performance applications of a voltage source Pulse Width 
Modulation (PWM) inverters, current control is an essential part of the overall 
control systems. Therefore, the performance of the inverter system largely 
depends on the quality of the current control strategy. Current control techniques 
for traditional inverter have been considered in different methods by several 
authors [5,6,7,8,9]. 
(b) 
Fig.l : Single-phase five level inverter topologies (a) diode-clamp (b) flying capacitor 
The current controlled PWM inverters have some advantages compared to the 
conventional open-loop voltage source PWM inverters [7,8] such as: control of 
instantaneous current waveform with high accuracy, peak current protection, 
overload rejection, compensation of effects due to load parameter changes and 
semiconductor voltage drops of the inverters. 
By comparing a reference current and a load current, the current controller can 
generate switching states for the power electronic devices which decreases the 
current error and provides the desired current waveform for a load. Fig.2 shows a 
basic diagram of a voltage source PWM inverter with a current control loop. 
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Reference 
CWTent 
+ 
PWMwith 
CWTent Controller 
Voltage Source 
Inverter 
Load Current 
Fig.2 : Basic diagram of a current controller 
AC Side 
(Load) 
The conventional two level hysteresis current control technique is one type of the 
nonlinear current control based on the current error, which consists of 
comparison between the load current and the tolerance band around the reference 
current as shown in Fig.3. While the load current is between upper and lower 
bands, no switching occurs and when the load current tries to pass the bands at 
points A and B the output voltage is changed. 
Fig.3 : Two level hysteresis current controller 
Three level hysteresis current control technique for a single-phase voltage source 
inverter has been proposed by Bode and Holmes. To achieve three level 
modulation, two hysteresis comparators with a small offset is considered for 
control section [9]. 
The hysteresis current control technique for the multilevel inverter is more 
complex than the traditional inverter due to more voltage levels and also the 
requirement of balancing of the capacitors' voltages. This paper presents a new 
hysteresis current control technique based on magnitude and time errors for an 
"n" level single-phase inverter with flying-capacitor topology. Meanwhile, the 
current controller can improve the capacitors' voltages using adjacent voltage 
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vectors in order to minimise switching losses. Finally, Matlab simulations have 
been carried out to confirm the current control method. 
Current control properties 
The hysteresis current control based on the magnitude error for an "n" 
level inverter can be associated with number of bands around the 
reference current, in such a manner that each band does not belong to 
specific voltage level. The tolerance bands for an "n" level inverter are 
defined into two different groups. The first group consists of a main 
zone with !ref Ei bands and the load current always has to be inside the 
main zone to minimise the harmonic distortion as shown in Fig.4. The 
size of the band, Ei determines the current distortion and it depends on 
the load value, the input voltage and the number of the switchings. The 
second group has different zones in order to provide a reliable and a 
robust control for an "n" level inverter when the derivative of the load 
current is not high enough to follow the reference current. 
Iref+A+Ei 
Iref+ Ei 
Reference Current (Ire f) 
Iref- Ei 
Iref-A-1!:1 
Fig.4 : Tolerance bands for n level inverter 
In contrast to the two level hysteresis current control, the new current controller 
has to achieve several voltage levels with adjacency. All possible switching 
states of a five-level single-phase inverter with flying-capacitor topology 
associated with Fig.l.(b) are given in Table I. 
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Table I 
81 82 83 84 Yaut Vcafor i>O Vcbfor i>O 
1 1 0 0 2Vdc No change No change 
1 1 0 1 Vdc No change Increase 
1 1 1 0 Vdc No change Decrease 
1 0 0 0 Vdc Increase No change 
0 1 0 0 Vdc Decrease No change 
0 1 0 1 0 Decrease Increase 
0 1 1 0 0 Decrease Decrease 
1 0 0 1 0 Increase Increase 
1 0 1 0 0 Increase Decrease 
0 0 0 0 0 No change No change 
1 1 1 1 0 No change No change 
0 0 0 1 
-Vdc No change Increase 
0 0 1 0 -Vdc No change Decrease 
0 1 1 1 -Vdc Decrease No change 
1 0 1 1 -Vdc Increase No change 
0 0 1 1 -2Vdc No change No change 
The output voltage of the inverter, Vtoad, can be expressed in terms of the load 
components as follows: 
~oad = Ri 
Where, 
L di 
dt 
Vtoad = n V de (n=2,-1 ,0, 1 ,2) 
i = load current 
L, R = load inductance and resistance 
V de = capacitor voltage 
(1) 
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Since the voltage across the load resistance is often small, this value can often be 
neglected. Thus, Eq.(l) becomes, 
di v/oad 
dt L 
(2) 
Similar to the traditional hysteresis current control, when the load current crosses 
the first upper or lower bands, the output voltage is changed one level in order to 
increase or decrease the load current based on Eq.(2). Fig.5.(a) shows the 
simulation result of a single-phase five-level inverter. When the load current 
exceeds the first upper band at point A, the output voltage is decreased one level 
( 2Vac Vac) and in this case, the upper and lower bands are associated with Vd and 
2Vd, respectively. The load current still is out of the main zone since the 
derivative of the load current is not high enough to follow the reference current. 
No further switching occurs until the load current crosses the second upper band 
at point B. Then, the output voltage is decreased one level more ( Vac o) and the 
load current follows the reference current and moves to the main zone. In this 
new section of the main zone, the upper and lower bands are associated with 0 
and Vd, respectively. Indeed, each band does not belong to specific voltage level 
but those bands are necessary for controller to provide reliable and robust 
control. 
Time error can be applied to the hysteresis current control to optimised the 
current controller as shown in Fig.5.(b). In this case, when the load current 
exceeds the first upper band at point A, the output voltage level is changed one 
level ( 2Vac Vac) and then the controller waits for a certain period of time, Bt. If 
the load current does not move to the main zone after Et. the controller changes 
the output voltage one level more at point B ( Vdc 0 ). The value of Et can be 
achieved using Eq.(2) in terms of the maximum value of the derivative of the 
load current. For a same load, the maximum value of the derivative of the load 
current is occurred when the output voltage of the inverter has the maximum 
value. Thus, for a single phase five level inverter, the maximum value of the 
Eq.(2) becomes, 
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di 2Vdc 
dt L 
(3) 
An approximation of the Eq.(3) during one switching cycle can be defined as 
follows, 
(4) 
Thus, the minimum time for changing the load current from the first band to the 
second band, Ei, can be found as follows, 
(5) 
Therefore, the value of the time error period, Et , can be achieved around tmin to 
decrease the current error based on the maximum derivative of the load current. 
(a) (b) 
Fig.5 :(a) Load current for hysteresis current control based on magnitude error (b) load 
current for hysteresis current control based on magnitude and time errors 
A comparison between the hysteresis current control based on magnitude error 
and the hysteresis current control based on magnitude and time errors have been 
considered as shown in Fig.6. The results show that the current error are 
improved by the hysteresis current control based on magnitude and time errors 
and also is more robust and reliable for implementation. For example, the control 
section of the hysteresis current control for an "n" level inverter consists of 
several comparators with different reference voltages in order to detect the 
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location of the load current in each band. Thus, the control section becomes more 
complex. Also, the magnitude of the noise on the measurement must be 
considered in the implementation of the comparators for the multilevel inverters. 
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Fig.6 :(a) Magnitude of current error for hysteresis current control based on magnitude 
error (b) magnitude of current error for hysteresis current control based on magnitude 
and time errors 
The hardware section of the hysteresis current controller based on magnitude and 
time error only consists of the main zone with upper and lower bands. The load 
current can be increased or decreased by changing the output voltage whenever 
the load current hits the upper or the lower bands similar to the traditional 
hysteresis current control. A resetable timer will be activated whenever the load 
current hits the upper or the lower bands and it will be disable when the load 
current moves to the main zone. For example, if the load current hits the first 
upper band and moves out of the main zone, the controller decrease the output 
voltage one level and the timer starts to count. If the load current still is out of the 
main zone after time error period, Eb the output voltage is decreased one level 
more and the timer is been reset and will count again. Thus, the timer can work 
as the several bands when the load current leaves the main zone. Simulation 
results for a single-phase five level inverter have been carried out by Matlab as 
shown in Fig.7. 
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Fig.?: Simulation results for five level inverter (a) load current (b) output voltage 
Capacitor voltage control with adjacent voltage vectors 
All possible switching states for a single phase five level inverter with flying-
capacitor topology are given in Table I. It is assumed that capacitors' voltages are 
kept around V de while they are charged or discharged when the load current 
passes through the capacitors. Thus, the objective is to balance the capacitors' 
voltages using adjacent voltage vector to minimise the switching losses during 
operation. Fig.8 shows all voltage vectors of a single-phase five-level inverter 
with flying-capacitor topology at different voltage levels associated with 
Fig.1.(b ). Moving from one voltage level to another one can be obtained by one 
switch change in such a manner that the capacitor voltage can be balanced. The 
"on" and "off' switching states of each switch are defined as 1 and 0, 
respectively. For example, (1100) means that S1=1 (on), S2=1 (on), S3=0 (off) 
and S4=0 (off). 
The load current does not pass through the capacitors at four switching states 
(1100); (0011); (1111); (0000). Thus, the rest of the switching states are 
associated with the capacitor voltages in terms of the load current. The controller 
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has to achieve the adjacent voltage vector to improve the capacitor voltage at 
next switching state. 
(1100) -------~ +2Vdc 
(lOll) 
(0011) -------~ -2Vdc 
Fig.8 : Switching states of a single-phase five level inverter with flying-capacitor 
topology 
Suppose the output voltage is zero using the switching state (0000) and the load 
current tries to cross the lower band. Thus, the output voltage has to be increased 
one level in order to increase the load current. The switching states with 
minimum switching losses give two alternative states (0100) and (1000) which 
are associated with the voltage across the capacitor in phase "a", V ea· If V ea has to 
be changed and the load current is positive, the switching states (1000) or (0100) 
will charge or discharge the capacitor of phase "a", respectively as shown in 
Fig.9. Indeed, at three of the voltage levels, V de, 0 and - V de the capacitor 
voltages, V ea and V eb can be controlled using the correct switching states. 
(1000) (0100) 
I?~ 
2Vd Iload s2 I load 
1 
Us2 ---';:!o- j:: ---';:!o- s3 sl s4 
(a) (b) 
Fig.9: Capacitor voltage at switching times (a) charging state (b) discharging state 
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Thus, in addition to the hysteresis current control technique for generating of the 
load current, the controller uses the correct switching state at each switching time 
using state transition in order to improve the capacitor voltage with minimum 
switching losses. 
Conclusions 
Multilevel inverters provide an attractive solution for power electronics when 
both reduced harmonic content and high power are required. The hysteresis 
current control technique for the multilevel inverter is more complex than the 
traditional inverter control due to more voltage levels and also the requirement of 
balancing of the capacitors' voltages. This paper presents a new hysteresis 
current control technique based on current and time errors for an "n" level single-
phase inverter. The current controller can control the capacitors' voltages with 
optimum switching losses using adjacent voltage vectors. Matlab simulations 
have been carried out to verify performance the current controller. 
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Abstract: In most high performance applications of voltage source Pulse 
Width Modulation (PWM) inverters, current control is an essential part of the 
overall control system. In this paper, a hysteresis current control technique for 
a single-phase five-level inverter with flying-capacitor topology is proposed. 
Logic controls and a Programmable Logic Device (PLD) are suitable for 
handling a large number of switches and implementation of state transitions. 
This method also considers how to improve unbalanced voltages of capacitors 
using voltage vectors in order to minimise switching losses. The simulation 
and experimental results describe and verify the current control technique for 
the inverter. 
Keywords:PLD, multilevel inverter, current control. 
Introduction 
During the last decade, multilevel inverters have attracted much attention due 
to reduced harmonic content and voltage stress, ( dv/dt), in high power 
electronic applications. Switching of power electronic devices is controlled in 
multilevel inverters to synthesise a desired output waveform using several 
levels of voltage and a Pulse Width Modulation (PWM) technique. As the 
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number of voltage levels increases, the output waveform becomes a staircase 
wave based on the PWM technique, which approaches a sinusoidal waveform 
with minimum harmonic distortion. The most popular structure proposed as a 
voltage source multilevel inverter is the diode clamp inverter based on the 
neutral point converter [1] and the flying-capacitor topology [2] as shown in 
Fig.l. Generalised structures and applications of the multilevel inverters have 
been reported [3,4]. 
Fig.l : Single-phase five level inverter topologies (a) diode-clamp (b) flying 
capacitor 
The performance of the inverter system largely depends on the quality of the 
control strategy. Different current control techniques for the traditional 
inverter have been considered by several authors [5,6,7,8,9]. The current 
controlled PWM inverters have some advantages compared to the 
conventional open-loop voltage source PWM inverters [7,8] such as: control 
of instantaneous current waveform with high accuracy, peak current 
protection, overload rejection, compensation of effects due to load parameter 
changes and semiconductor voltage drops ofthe inverters. 
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By comparing a reference current and a load current, the current controller can 
generate switching states for the power electronic devices, which decreases the 
current error and provides the desired current waveform for a load. Fig.2 
shows a basic diagram of a voltage source PWM inverter with a current 
control loop. 
Reference 
Current 
PWMwith 
Current Controller 
Voltage Source 
Inverter 
Load Current 
Fig.2 : Basic diagram of a current controller 
AC Side 
(Load) 
The conventional two level hysteresis current control technique is one type of 
nonlinear current control based on the current error, which consists of a 
comparison between the load current and the tolerance band around the 
reference current. While the load current is between upper and lower bands, no 
switching occurs and when the load current crosses to pass the upper limit 
(lower band) the output voltage is decreased (increased). 
A three level hysteresis current control technique for a single-phase voltage 
source inverter has been proposed by Bode and Holmes [9]. To achieve this 
three-level modulation, two hysteresis comparators with a small offset are 
used for the control section. This concept can not be expanded to "n" level. 
Current control techniques for multilevel inverters based on multi-band 
hysteresis have been reported [11,12,13,14]. 
The hysteresis current control technique for the multilevel inverter based on 
minimum switching losses is more complex than for the traditional inverter 
due to more voltage levels and also the requirement of balancing the 
capacitors' voltages. This paper presents a new hysteresis current control 
technique based on magnitude and time errors for an "n" level single-phase 
inverter with flying-capacitor topology. In this technique, the switching states 
are achieved as follows: 
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Band change based on time limit. 
Level change based on hysteresis technique. 
Switching states based on capacitor voltage balancing. 
Minimum switching losses based on adjacent voltage vectors. 
Field-programmable logic devices (FPLD) have been available for a number 
of years. The role of FPLDs has evolved to the stage where they can 
implement very complex systems functions, such as microprocessors and 
microcomputers. Their popularity comes from the high flexibility of 
individual devices, high circuit densities, as well as the range of design tools 
[10]. EPM7128S PLD from the MAX7000 family with high-performance and 
EEPROM structure has been utilised. Simulations and experiments have been 
carried out to confirm the current control method for a five-level inverter. 
Current control properties 
The hysteresis current control based on the magnitude error for an "n" level 
inverter can be associated with number of bands around the reference current, 
in such a manner that each band does not belong to a specific voltage level. 
The tolerance bands for an "n" level inverter are defined into two different 
groups. The first group consists of a main zone with 1,.1 E; bands and the load 
current always has to be inside the main zone to minimise the harmonic 
distortion as shown in Fig.3. 
Iref+ll.+Ei 
Iref+ Ei 
Reference Current ( Iref) 
Iref- Ei 
Iref-1:.-Ei 
Fig.3 : Tolerance bands for "n" level inverter 
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The size of the main band, Ei determines the current distortion and it depends 
on the load value, the input voltage and the desired switching frequency. The 
second group has different zones in order to provide a reliable and a robust 
control for an "n" level inverter. A key issue is the change of switch voltage 
when the derivative of the load current is not high enough to follow the 
reference current. 
In contrast to the two level hysteresis current control, the new current 
controller has to efficiently utilise several voltage levels with adjacency. 
Adjacency means that moving from one voltage level to another can be 
achieved by one switch change. In this paper, a multilevel inverter with flying-
capacitor has been considered however the concept of the control technique 
can be applied to the diode-clamp topology. All possible switching states of a 
five-level single-phase inverter with flying-capacitor topology associated with 
Fig.l.(b) are given in Table I. 
The output voltage of the inverter, V1oad, can be expressed in terms of simple 
R-L load components as follows: 
v;oad = Ri 
Where, 
di 
L- V,ack dt 
V1oad = nVdc (n=2,-1,0,1,2) 
i = load current 
(1) 
L, R = load inductance and resistance 
Vback =back emfvoltage 
Since the voltage across the load resistance is often small, this value can often 
be neglected. Thus, Equation (1) becomes, 
(2) 
Similar to the traditional hysteresis current control, when the load current 
crosses the first upper or lower bands, the output voltage is changed by one 
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level in order to increase or decrease the load current based on Eq.(2). As 
shown in Fig.4.(a), when the load current exceeds the first upper band at point 
A, the output voltage is decreased one level ( 2Vdc Vdc) and in this case, the 
upper and lower bands are associated with Vdc and 2 Vdc, respectively. The load 
current still is out of the main zone since the derivative of the load current is 
not high enough to follow the reference current. No further switching occurs 
until the load current crosses the second upper band at point B. Then, the 
output voltage is decreased one level more ( vdc o) and the load current 
follows the reference current and moves to the main zone. After the level 
change the main zone is now associated with 0 and Vdc, respectively. Indeed, 
each band does not belong to a specific voltage level but these bands are 
necessary for the controller to provide reliable and robust control. 
Time error can be applied to this hysteresis current control to optimise the 
level change of the current controller as shown in Fig.4.(b ). In this case, when 
the load current exceeds the first upper band at point A, the output voltage is 
changed one level ( 2Vdc Vdc) and then the controller waits for a certain period 
of time, Et. If the load current does not move to the main zone after Eb the 
controller changes the output voltage one level more at point B ( Vdc 0 ). 
(b) 
Fig.4: (a) Load current for hysteresis current control based on magnitude error (b) 
load current for hysteresis current control based on magnitude and time errors 
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The value of Et can be achieved using Eq.(2) in terms of the maximum value 
of the derivative of the load current. For the same load, the maximum value of 
the derivative of the load current occurs when the output voltage of the 
inverter has the maximum value. Thus, for a single phase five level inverter, 
the maximum value of the Eq.(2) becomes, 
di 2 vdc vback 
- ::::: -=-___::=:::.. 
dt L 
(3) 
An approximation of the Eq.(3) during one switching cycle can be defined as 
follows, 
1:1 i 2 vdc v;,ack 
-:::::-=--=:;;,:.. 
l:lt L 
(4) 
Thus, the minimum time for changing the load current from the first band to 
the second band, Ej, can be found as follows, 
(5) 
Therefore, the value of the time error period, Eb can be achieved from Eq.(5), 
which is based on the maximum derivative of the load current. 
Capacitor voltage control with adjacent voltage vectors 
All possible switching states for a single phase five level inverter with flying-
capacitor topology are given in Table I. It is required that capacitors' voltages 
are kept around Vdc while they are charged or discharged when the load 
current passes through the capacitors. Thus, the objective is to balance the 
capacitors' voltages with minimum switching losses while achieving current 
tracking during operation. 
Fig.5 shows all voltage vectors of a single-phase five-level inverter with 
flying-capacitor topology at different voltage levels, associated with Fig.l.(b ). 
Moving from one voltage level to another with one switch change can be 
achieved such that the capacitor voltage can be balanced. The "on" and "off' 
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switching states of each switch are defined as 1 and 0, respectively. For 
example, (1100) means that S1=1 (on), S2=1 (on), S3=0 (off) and S4=0 (off). 
Table I 
S1 Sz s3 s4 Vout Vcafor i>O Vcbfor i>O 
1 1 0 0 2Vdc No change No change 
1 1 0 1 Vdc No change Increase 
1 1 1 0 Vdc No change Decrease 
1 0 0 0 Vdc Increase No change 
0 1 0 0 Vdc Decrease No change 
0 1 0 1 0 Decrease Increase 
0 1 1 0 0 Decrease Decrease 
1 0 0 1 0 Increase Increase 
1 0 1 0 0 Increase Decrease 
0 0 0 0 0 No change No change 
1 1 1 1 0 No change No change 
0 0 0 1 
-Vdc No change Increase 
0 0 1 0 
-Vdc No change Decrease 
0 1 1 1 
-Vdc Decrease No change 
1 0 1 1 
-Vdc Increase No change 
0 0 1 1 -2Vdc No change No change 
(1100) --------------------~ +2~c 
(0011) --------------------~ - 2Vdc 
Fig.5 : Switching states of a single-phase five level inverter with flying-capacitor 
topology with adjacent voltage vectors 
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The load current does not pass through the capacitors for the four switching 
states (11 00); (00 11 ); (1111 ); (0000). Thus, the rest of the switching states are 
associated with the load current changing the capacitors' voltages. The 
controller has to determine the adjacent voltage vector to improve the 
capacitor voltage during the next switching state. 
Suppose the output voltage is zero using the switching state (0000) and the 
load current crosses the lower band. In this case, the output voltage has to be 
increased one level in order to increase the load current. The switching states 
with adjacent voltage vectors give two alternative states (0100) and (1000) 
which are associated with the voltage across the capacitor in phase "a", V ea· If 
V ea has to be changed and the load current is positive, the switching states 
(1000) or (0100) will charge or discharge the capacitor of phase "a", 
respectively as shown in Fig.6. Indeed, at three of the voltage levels, V de, 0 
and - V de , the capacitor voltages, V ea and V eb , can be changed in any desired 
direction using the correct switching states. Thus, in addition to the hysteresis 
current control technique for control of the load current, the controller uses the 
correct switching state at each switching time using the state transition 
technique in order to improve the capacitor voltage with adjacent voltage 
vectors. 
(1000) (0100) 
L?~ 
2Vd !load s2 !load 
1 
Us-2 ~ j:: ~ s3 sl s4 
(a) (b) 
Fig.6: Capacitor voltage at switching times (a) charging state (b) discharging state 
Simple structure of a single-phase multilevel inverter 
Fig.1.(b) shows a single-phase five level inverter with flying capacitor 
topology which consists of two similar legs with two capacitors. All switching 
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states with the adjacent voltage vectors between each two switching states 
have been given in Table I and Fig.5. Another alternative case is to use a 
simple structure of a single-phase five-level inverter as shown in Fig.?. This 
single-phase inverter has a multilevel structure's leg and a traditional 
structure's leg. This circuit has eight switching states as given in Table II. It is 
clear that five voltage levels can be generated by this structure and the 
capacitor voltage can be controlled when the output voltage is V de or -V de· 
This is a basic illustration of the multilevel inverter with the low number of the 
components and tools extendible to more legs and levels. 
Table II 
S1 82 83 Yout Ycafor i>O 
1 1 0 2Vdc No change 
1 0 0 Vdc Increase 
0 1 0 Vdc Decrease 
0 0 0 0 No change 
1 1 1 0 No change 
0 1 1 -Vdc Decrease 
1 0 1 
-Vdc Increase 
0 0 1 -2Vdc No change 
51 
52 -j 53 
_::r:_ 
s2 -j 
51 
R L 
Vioad 
Fig.7 :A simple structure for a single-phase five-level inverter with flying capacitor 
topology 
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A disadvantage of this structure is the lack of adjacency when the switching 
transitions occurs from zero voltage level toward the negative or the positive 
voltage levels. Suppose the output voltage is +2V de using (11 0) and the 
controller is required to decrease the output voltage based on the derivative of 
the load current. The adjacent voltage vectors exist between the positive 
voltage levels, V de , (1 00) & (0 10). Thus, the capacitor voltage can be 
controlled at + V de voltage level based on the load current using adjacent 
voltage vectors. When the output voltage reaches zero, there is no adjacent 
voltage vector to approach the negative voltage level, - V de· This is a 
constraint due to the simple structure. The required non-adjacent switching 
transitions are unidirectional between the following switching states and are 
shown in Fig.8 by dash lines: 
(000) to (101) 
(000) to (011) 
Each of these transitions requires two switch changes. After the transition 
occurs from the zero voltage level, (000), to -V de voltage levels, (1 01) or 
(0 11 ), then the controller uses (111) for the modulation between the zero and -
V de voltage levels. 
The equivalent situation happens when the output voltage is negative and the 
controller increases the output voltage. For this case, the unidirectional 
switching transitions are, 
(Ill) to (010) 
(Ill) to (100) 
These unidirectional switching transitions occur just two times in each cycle, 
from zero voltage level to negative or positive voltage levels and the switching 
losses will not be changed significantly. 
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- - - - Non Adjacent (110) 
Vca (010) (100) Vca -+Vct 
(111) (OOO) -o 
Vca (101) (011) Vca- -Vd 
(001) --2Vct 
Fig.8 : Switching states of a simple structure of a single-phase five-level inverter 
with flying-capacitor topology 
PLD implementation of current controller 
For this multilevel inverter, the hysteresis current controller is required to 
generate a sinusoidal current waveform and also control the capacitor voltage 
using adjacent voltage vectors. The use of adjacent vectors minimises the 
number of switchings. Fig.5 and Fig.6 show a state transition where the next 
switching state is achieved based on the last switching state, capacitor voltage 
level, load current and adjacent voltage vectors. The hardware section of the 
hysteresis current controller based on magnitude and time errors only consists 
of the main zone with upper and lower bands. The load current can be 
increased or decreased by changing the output voltage whenever the load 
current reaches the upper or the lower bands similar to the traditional 
hysteresis current control. A resetable timer will be activated whenever the 
load current hits the upper or the lower bands and it will be disabled when the 
load current moves to the main zone. For example, if the load current reaches 
the first upper band and moves out of the main zone, the controller decreases 
the output voltage one level and the timer starts to count. If the load current 
still is out of the main zone after the time error period, Eb the output voltage is 
decreased one level more and the timer is reset and continues to count. Thus, 
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the timer can work to change the bands when the load current leaves the main 
zone. The control section of the hysteresis current control does not need 
several comparators with different reference voltages in order to detect the 
location of the load current in each band. 
Fig.9 shows a circuit diagram of the current controller for a single-phase five 
level inverter with flying-capacitor topology. The first block is an analog 
circuit consisting of four comparators. The current error is compared with two 
levels, +Ei and - Ei , which are associated with the upper and lower bands, 
respectively. Using Fig.8, the charging or the discharging states of the 
capacitor voltage can be selected by signals, which are a function of the 
capacitor voltage level and the load current direction. Thus, one bit is defined 
for capacitor voltage based on whether the voltage is above or below the 
reference value (V de) and another bit for the load current when the current is 
positive or negative. These signals are connected to the digital section. 
The state transition and the logic circuits can be used for other types of the 
current controllers such as a predictive current control to balance the capacitor 
voltage and to map the switching states using adjacent voltage vectors. 
EPM7128S PLD from MAX7000 family, with high-performance and 
EEPROM structure have been used for the hardware section. As shown in 
Fig.9, an up/down counter increments or decrements the output voltage 
whenever the load current hits the bands. Signal_ up and signal-down can set 
the counter in the up-count or the down-count modes, respectively. A resetable 
timer is activated when the load current leaves the main zone. The clock cycle 
of the timer is determined by Eq.(5) associated with the time error period, Et. 
The output of the counter is connected to a decoder to determine the output 
voltage level after level change. At two voltage levels, + V de, -V de, there are 
some switching states which are associated with the charging or the 
discharging of the capacitor voltages based on the load current as shown in 
Fig.8. The state transition technique is required to achieve the switching state 
using adjacent voltage vectors. 
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The state transition circuit has the following inputs: 
Three signals associated with three-voltage level + Vdc, 0, -Vdc· 
Signal_cap which identifies the capacitor voltage. 
Signal_load which shows the sign of the load current. 
In the state transition circuit, type D flip-flops can save the switching states for 
decision at the next switching time. 
Programmable Digital Logic 
I ~Efurer~ Sigm! U!l 
Analog Section withT=Et Up/Down Counter Sigm! Dova1 
i Comparators .... Error>Ei I Si<mal Un 
1 Error<-Ei Si<mal DOVI'fi..J L~ Gates I I 3-to-8 bits I 
1 
Decoder 
Eteferenc~~ ~ Current rror 
!load> 0 Si<mal load Ontnnt + 
Vcap>Vrer Si>!nal can State Transition Circuit 
Load Current 
Capacitor Voltage 
Fig.9 :Circuit diagram of the hysteresis current control for five-level inverter with 
flying-capacitor topology 
Simulations and experimental results 
A comparison between the hysteresis current control based on magnitude error 
and the hysteresis current control based on magnitude and time errors have 
been carried out using Matlab as shown in Fig. I 0. The results show that the 
magnitude of the current error is decreased by the hysteresis current control 
based on magnitude and time errors and also it is more robust for 
implementation. 
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Fig.l 0 : (a) Magnitude of current error for hysteresis current control based on 
magnitude error (b) magnitude of current error for hysteresis current control based on 
magnitude and time errors 
Fig.ll shows the simulation result of the output voltage and the load current. 
It is clear that the load current follows the reference current with low 
distortion. 
Experiments have been performed based on the simple structure of the single-
phase five-level inverter. To describe the time error technique, Et=2.6ms has 
been achieved with a large time interval value and the result is shown in 
Fig.l2. The voltage level change occurs whenever the load current tries to pass 
the bands. 
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Fig. II: Simulation results for five level inverter (a) load current (b) output voltage 
As shown in Fig.l2, the load current reached the upper band and the controller 
decreased the output voltage from 0 to - V de· The load current still is out of the 
main zone and the controller waits for the time error period, Et and then the 
output voltage is changed one level more from -Vctc to -2Vctc in order to 
increase the derivative of the load current. Note: In this example, the time 
error period, Eb was achieved with a large time interval value to identify the 
control technique but for normal operation, the time error period, Eb has to be 
based on Eq.(5) in order to minimise the current error. For example, if the time 
error period, E' t is achieved based on Eq.(5), the current error will be much 
less as shown in Fig.l2. 
Fig.13 shows the output voltage and the load current for normal operation of 
the controller. The upper and the lower band size achieved is 200mA and the 
DC bus voltage is 60 Volts. The reference current is a sinusoidal waveform 
with f=50Hz and Imax=l.3 A. 
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Fig.12 :Experimental result of output voltage and current error for a big value of 
time error period, Et 
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Fig.l3 :Experimental results of a single phase five level inverter (a) output voltage 
(b) load currents 
Another important objective is to control the capacitor voltage during 
operation. As it was described before, the controller can achieve the correct 
switching states based on the load current when the output voltage is + V de or -
V de· Fig.14 shows the voltage across the capacitor and the load current for 
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normal operation. The capacitor was charged and discharged during operation 
and the results show that the capacitor voltage level is in a stable condition. 
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Fig.l4 : Experimental result of capacitor voltage during operation 
Conclusions 
Multilevel inverters provide an attractive solution for power electronics when 
both reduced harmonic content and high power are required. The hysteresis 
current control technique for the multilevel inverter is more complex than the 
traditional inverter control due to more voltage levels. In this paper, a 
hysteresis current control technique for a single-phase inverter with flying-
capacitor topology is proposed. Level, band and switching state are based on 
time out, hysteresis and capacitor voltage balancing, respectively. This method 
incorporates a technique to improve the performance of the controller using 
adjacent voltage vectors in order to minimise the switching losses. Thus, this 
technique can be applied to the multilevel inverter with different current 
control techniques such as predictive current control to address the balancing 
of capacitor voltage with minimum switching losses. The simulation and 
experimental results describe and verify the current control technique for the 
inverter. 
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Abstract: Multilevel inverters provide an attractive solution for power 
electronics when both reduced harmonic contents and high voltages are 
required. In this paper, a novel predictive current control technique is 
proposed for a three-phase multilevel inverter with flying-capacitor topology, 
which controls flying-capacitors' voltages and load currents with minimum 
current ripple and switching losses. The advantage of this contribution is that 
the technique can be applied to more voltage levels without significantly 
changing the control circuit. A three-phase three-level inverter with a pure 
inductive load has been implemented using analog circuits and a 
programmable logic device to demonstrate tracking reference currents. 
Introduction 
Multilevel voltage source inverters are a new generation of inverters suitable 
for high power and high voltage applications because of reduced harmonic 
contents and low voltage stress across load. A three-level inverter known as a 
neutral point inverter is proposed by Nabae [1] and is applied to higher level 
inverters as diode-clamp multilevel inverters [3,8] as shown in Fig.l.(a). 
Another popular voltage source multilevel inverter is a flying-capacitor 
topology [11,13] as shown in Fig.l.(b), which both real and reactive power 
flow can be controlled. This topology has all advantages of the multilevel 
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inverters; while large numbers of capacitors, balancing the flying-capacitors' 
voltages and precharging the capacitors at the initial time are the 
disadvantages of this topology [15]. The next proposed topology is a 
multilevel inverter using cascaded traditional inverters as shown in Fig.1.( c). 
(a) (b) (c) 
Fig.l: A leg of three-level inverter with (a) diode-clamp topology (b) flying-
capacitor topology (c) cascade inverter 
The ideal Pulse Width Modulation (PWM) technique for a power electronic 
inverter is to generate desired voltage or current with a minimum of low order 
harmonics and switching losses. During the last few decades, a large variety of 
open loop PWM techniques, different in concept and performance, have been 
proposed for traditional and multilevel inverters [6,7,10]. In most high 
performance applications of voltage source PWM inverters, current control is 
an essential part of the overall control systems. Therefore, the performance of 
the inverter system largely depends on the quality of the applied current 
control strategy. Current control techniques for traditional PWM inverters 
have been considered using different methods by several authors [2,9]. Current 
controlled PWM inverters have the following advantages compared with 
conventional open-loop voltage source PWM inverters [12]: 
Control of instantanous current waveform with high accuracy 
Peak current protection 
Overload rejection 
Compensation of effects due to load parameter changes (resistance and 
reactance) 
Compensation of the semiconductor voltage drop and dead time of the inverter 
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Compensation of the de-link and ac-side voltage changes 
Current control techniques can be classified in two main groups: fixed 
frequency and instantaneous control strategies illustrated by predictive and 
hysteresis techniques, respectively. Predictive current control calculates 
voltage required forcing load currents to match the reference currents at the 
next sample. The predictive current control based on a constant switching 
frequency and a deadbeat technique have been considered for traditional 
inverters in [9,12,14,16]. In this paper, a novel predictive current control 
technique for a three-phase flying-capacitor multilevel inverter is proposed. 
This method includes a consideration of balancing the voltages of the flying-
capacitors with appropriate switch states which minimises switching losses. 
Logic controls have been implemented in a Programmable Logic Device 
(PLD) for handling the large number of switches and implementation of state 
transition constraints. 
Current control properties 
Fig.2 shows a three-phase three-level voltage source inverter with a three-
phase R-L load with voltage source. For each phase of the load, the output 
voltage of the inverter can be expressed in terms of the load components as 
follows: 
Vpn =Rip 
dip 
L- Eemf dt 
(1) 
where, p is phase a, b or c; Vpn is line-to-neutral voltage (phase voltage); ip is 
line current; L & R & Eemf are load parameters. 
By assuming that the flying-capacitors' voltages are kept around Vd, the 
2 
output voltage of the inverter can be approximated in terms of the inverter 
switching states as follows: 
(2) 
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(3) 
(4) 
where S ·I takes the values "1" or "0" when the switch is "On" or "Off' 
' I (i 1..6) ' 
respectively. 
The phase voltages are obtained using the following transformation, 
(5) 
Fig.2 :A three phase three-level inverter with flying capacitor topology 
Therefore, the phase voltage can be found in terms of the switching states 
using the following transformation, 
S1l 
[v . .l [ 2 2 -1 -1 1 Il s2 vd 
-1 2 2 -1 -1 s3 (6) v =- -1 bn 6 s4 
vcn J -1 -1 -1 -1 2 2J 
s5 
Sd 
The system variables (current or voltage) m a-b-c coordinates can be 
transferred to d-q coordinates using the Park transformation [12]. 
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The load current in d-q coordinate can be expressed in terms of the switching 
states and input parameters as follows, 
(7) 
~ ~] R. 
-l 
2 2 L d L 
(8) 
Multilevel inverters generate different voltage levels using capacitors, which 
work as voltage sources. These capacitors are charged or discharged when 
load currents pass through them during operation and to operate properly, the 
current controller has to achieve correct switching states in order to balance 
the capacitors' voltages. As shown in Fig.2, the currents of flying-capacitors 
can be determined in terms of the switching states and the load currents as 
follows, 
ica = (Sl S2)ia (9) 
icb = (S3 S4)ib (10) 
icc = (Ss s6 )ic (11) 
The voltage across each capacitor is related to its current as follows, 
. C dVca 
l = --ca a dt 
. C dVcb 
l = --cb b dt 
C dVcc 
c dt 
(12) 
(13) 
(14) 
The change in the load current depends on average voltage over switch period, 
and taking the average of each variable over a one switching cycle, Ts, defines 
the capacitors' voltages and the load currents. Assuming a purely inductive 
load (R=O, Eem_rO), the change of current can be expressed in terms of duty 
cycles and the load parameters as follows, 
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b.Vca = 
(dl 
b.Vcb = 
(d3 
b.Vcc = 
(ds 
d2)JaTs 
ca 
d4)JbTs 
cb 
d6)JcTs 
cc 
d6] 
2 
(17) 
(18) 
(19) 
(15) 
(16) 
where, id & iq are errors between the load current at n1h sampling time and 
the reference current at the next switching time (n+ 1/\ dil(i 1..6l is the duty 
cycle of lh switch; Vcp (p =a,b,c) is a error between the reference DC voltage and 
the capacitor voltage. 
Pulse pattern 
Eq.(l5-19) show five equations with six variables which give one choice of 
freedom to produce different PWM strategies such as continuous or 
discontinuous modulation using zero sequence vectors. For example, 120 
degrees discontinuous modulation can be generated by assuming that all 
switches of leg "a" are off for 120 degrees and similarly for other phases. 
Using Eq.(15-19), the duty cycles of all switches can be computed such that 
the desired currents are generated and the capacitors' voltages are balanced at 
the end of each switching cycle. In this case, two switches per leg are required 
to operate during each switching cycle in order to control capacitors' voltages 
which increase the number of switching to four transitions per leg as shown in 
Fig.3.(a). Another alternative to control the capacitors' voltages is based on a 
decision at a transition time which minimises switching to two transitions per 
leg as shown in Fig.3.(b). 
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¥. Two switchbtgs ¥. 
- • I SJ I • ) 
Ts (b) 
Fig.3 :Pulse pattern using (a) four switcings per cycle (b) two switching per cycle 
In this case, the capacitors' voltages move toward the reference voltage to 
minimise the voltage error rather than precise control such that the capacitors' 
voltages become to zero at the end of each switching period. For example, if 
the voltage across the capacitor Ca is less than reference value at the beginning 
of n1h switching cycle, the controller charges the capacitor based on Eq.(l7). 
Assuming that the load current is positive, the voltage across the capacitor can 
be increased by dJaTs when S2 is Off over the switching cycle as shown in 
ca 
Fig.3.(b) and Fig.4.(a). Then, if the capacitor voltage is more than reference 
value at the beginning of (n+ 1/h switching cycle, the current controller can 
discharge the capacitor down by d 2IaTs when S 1 is Off over the switching 
ca 
cycle as shown in Fig.3.(b) and Fig.4.(b). Using high capacitor value, the 
voltage ripple across each capacitor can be decreased and this controller can 
provide capacitor voltage control without additional switch transitions. 
[?'' vd s2 
1 
us-2 ~ j:: ~ s3 I load I load sl s4 
(a) (b) 
Fig.4 : Circuit diagram when the capacitor in leg "a" is (a) charged (b) discharged 
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Therefore, the following pulse patterns have been proposed for a three-phase 
three-level inverter: 
For 0 < (~+~+1Jiu=I,J,s) < 0.5, one of the switches, Sj or ~+I is "Off' for 
the full switching cycle, Ts, and the other one is "On" based on the duty 
ratio value giving the pulse patterns shown in Fig.5.(a). 
For 0.5 < (~+~+1Jiu=I,J,s) < 1, one of the switches,~ or ~·+ 1 is "On" for 
the full switching cycle, Ts, and the other one is "On" based on the duty 
ratio value giving the pulse patterns shown in Fig.5.(b ). 
Ts Ts Ts 
(b) 
Fig.5 : Pulse patterns of leg "a" of three-level inverter for different values of duty 
cycle (a) 0< (d1 + d2) < 0.5 (b) 0.5< (d1 + d2) <I 
As discussed in the previous section, selection of Sj or ~+ 1 depends on the 
capacitor voltage and the load current values. Fig.6 shows all switching states 
of leg "a" of a three-level inverter. Moving from one voltage level to another 
one can be achieved by choosing one switch change such that the capacitor 
voltage moves toward the reference voltage. These switching states achieved 
by one change are defined as adjacent voltage vectors and are connected to 
each other by lines as shown in Fig.6.(b ). The "On" and "Off' switching states 
of each switch are defined as 1 and 0, respectively. For example, (01) means 
that S1=0 (Off) and S2=1 (On) and the capacitor's voltage, Vca, is decreased 
when the load current is positive as shown in Fig.4.(b) 
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(a) (b) 
Fig.6: (a) Leg "a" of three-level inverter (b) switching states and adjacent voltage 
vectors (with positive load current) 
The advantage of this contribution is that the technique can be applied to more 
voltage levels without significantly changing the control circuit. Fig.7.(a) 
shows leg "a" of a four-level inverter with flying-capacitor topology and all 
switching states are shown in Fig.7.(b). 
tv'"Jt\ (110) (101) (llll) 
~0 
X 
(a) (b) 
Fig.7: (a) Leg "a" of four-level inverter (b) switching states and adjacent voltage 
vectors 
Therefore, the following pulse patterns have been proposed for the three-phase 
four-level inverter: 
For 0 < (0· +~+1+~+2) lu=I,4,7) < 1/3, two of the switches, sj ' 8.i+I or 8.i+2 
are "Off' over one switching cycle, Ts, and the last one is "On" based on 
the duty ratio value; the pulse patterns are shown in Fig.S.(a). 
For 1/3 < (~ +~+1 +~+2)1u=1. 4.7J < 2/3, one of the switches, 3.i, SJ+I or ~+2 
is "Off' and another one is "On" over one switching cycle, Ts, and the 
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last one is "On" based on the duty ratio value; the pulse patterns are 
shown in Fig.8.(b ). 
For 2/3 < (0 +dj+l+0+JJiu=l,4,7) < 1, two of the switches, sj' sj+l or sj+2 
are "On" over one switching cycle, Ts, and the last one is "On" based on 
the duty ratio value; the pulse patterns are shown in Fig.8.(c). 
nth (n+l)th 
~t.: s;s2s; ~ ~s;s3 ~ I s;Sjs; I I • 
' 
T. (a) T. 
nth (n+l)th 
~t_ + + .l. 
(b) 
l 
(c) 
Fig.8 : Pulse patterns of leg "a" of foure-level inverter for different values of duty 
cycle (a) O<(d1 + d2 + dJ)<l/3 (b) 1/3<(di + d2 + d3)<2/3 (c) 2/3<(dl + d2 + d3)< 1 
When the number of levels is increased, the number of flying-capacitor is 
increased and the voltage across each capacitor can be expressed in terms of 
load current similar to Eq.(9-14). The current controller uses the adjacent 
voltage vectors for each switching transition in order to minimise the number 
of switchings. The controller detects the biggest capacitor voltage error in 
order to minimise the voltage error. For example, if the output voltage is 2Vctl3 
using switching state (110) and it has to be changed to Vct/3, two voltage 
vectors (100) or (010) are adjacent to switching state (110) as shown in 
Fig. 7 .(b). If the voltage error of the capacitor Ca1 is bigger than the capacitor 
Ca2, the controller tries to balance the capacitor Ca1 using available adjacent 
voltage vector. None of the switching states (100) and (010) can decrease the 
voltage of the capacitor Cal· Thus, if the adjacent voltage vector is not 
available for that particular case to decrease the voltage across the capacitor 
Cab the controller controls the second worse case of capacitor voltage errors. 
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In this case, the controller controls the voltage of the capacitor Ca2 using 
adjacent voltage vector (1 00). State transition techniques are useful to 
implement the adjacent voltage vectors constraints and thus minimise the 
switching losses. This method can be expanded to inverters with "n" level per 
leg and the switching states can be determined as follows: 
I: Duty ratio calculation of each leg using current equations in terms of load 
parameters and duty ratios. 
II: Voltage level detection using the following comparisons: 
Pattern 1: 
Pattern 2: 
Pattern n: 
n-1 1 
0< dj <--
j 1 (n 1) 
1 n~ 2 
--< d.<--(n 1) j 1 J (n 1) 
(n 2) n-1 
__;____---'- < d j < 1 (n 1) j 1 
III: Capacitor voltage control using adjacent voltage vectors 
The current controller controls the worse possible case of the capacitor 
voltage errors based on the adjacent voltage vectors at transition time. 
Simulation results and discussion 
The main objective of a current control technique is to force load currents to 
follow reference currents with minimum current ripple while balancing 
capacitors' voltages. To examine the controller performance under unbalance 
conditions, a simulation has been performed for a three-phase three-level 
inverter with different initial values of the load currents and the flying-
capacitors' voltages as shown in Fig.9. The results show that the load current 
follows the reference current after a few switching cycles using correct 
switching states and flying-capacitors voltages are controlled to the reference 
values. 
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Fig.9 : Simulation results (a) load currents (b) capacitors' voltages with different 
initial values 
A three-phase three-level inverter with a pure inductive load has been 
implemented to track three-phase reference currents using both analog and 
digital components. The analog circuit compares the load and the reference 
currents and extracts d-q components of the currents as shown in Fig.lO. Two 
AIDs convert the analog values of the current errors to digital values and the 
results are sent to a Programmable Logic Device (PLD). Three optocouplers 
detect the voltage across the flying-capacitors for charging or discharging 
purposes. One bit data (0 and 1) defines whether the voltage across the flying-
capacitor is less or more than the reference value. Based on the load current 
sign and capacitor voltage level, switching states are selected to control the 
capacitor voltage. 
iu,ad(a) 
iu,ad(b) 
iu,ad(c) 
j 
j 
ALTHRA 
Fig.lO: Block diagram ofthe predictive current controller for multilevel inverter 
with flying-capacitor topology 
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Fig.ll shows the block diagram of the current controller using PLD FLEX, 
EPF-10K20RC240-4. Sector detection in d-q domain and duty ratio 
calculation are performed by the programmable logic device. Each switching 
state is selected based on duty ratio, load current and capacitor voltage values 
to generate desired currents and to control capacitors' voltages. 
readd 
readq 
clock 
clock 
D[~~-. 0] PHASE_ft 
, ........................... , ........... Q[~~-. 0] PHASE_D 
=~ ....... , 
)----;.._----7-1 
PHASE_C 
!¥.~ ........ ............................... . 
Fig. II : Circuit diagram of current controller using FLEX, EPF -1 OK20RC240-4 
Fig.l2 and Fig.13 show the experimental results of three-phase voltages and 
currents of a three-level inverter with flying-capacitor topology for 60 V and 
2A operation. Three-phase grid voltages have been attenuated and used as 
reference currents. 
6 
~ 4 
-
2 
c 0 e 
.... 
-2 ::::l (.) 
-4 
-6 
-
-
0 3 5 8 11 14 16 19 22 24 27 30 32 35 
Time (ms) 
Fig.12 : Experimental results of load current of inverter with predictive current 
control technique 
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The noise m the current measurements strongly affects the analog 
measurement section of the current controller. This problem can affect the 
performance of the controller and a PCB circuit with a good EMI protection 
can decrease the influence of noise signal in the control section. To simplify 
the control section, the resistance value of the load was neglected and iR terms 
was assumed to be zero. To improve the quality of the controller this value 
should be considered in the calculations. 
80.-------------------------------------------. 
60+------~~~~----~~~-·~------11-r~~~--~ 
401~------1-rll;l;l-1------•~-,rll-11--n-•;----;1~-•rnHh~l---~ 
20 
O~~,JW~~~~nlt-~~~U~I~~"NMII~-
-20 t.~~WIJ:!rl 
40+1-II-I~-IHI4------I--I~IHI-IH-1-----I-I-~U1HI------t;-~HI1 
~0~~~------~~~~----_J~~~------t~-~~n~ 
-80~----------------------------------------~ 
Fig.l3 : Experimental results of output voltage of inverter with predictive current 
control technique 
Fig.14 shows the practical circuit of the three-phase three-level inverter with 
flying-capacitor topology. 
Fig.l4 : Practical circuit of a three-phase three-level inverter 
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Conclusions 
In this paper, a novel predictive current control technique is proposed for a 
three-phase multilevel inverter, which controls the flying-capacitors' voltages 
and the load current with minimum current ripple and low switching losses. 
The flying-capacitors' voltages are controlled using adjacent voltage vectors 
based on decisions at transition times rather than to control such that the 
capacitors' voltages approach to zero at the end of each switching period. The 
advantage of this contribution is that the technique can be applied to more 
voltage levels without significantly changing the control circuit. A three-phase 
three-level inverter with a pure inductive load has been implemented using 
analog circuits and a programmable logic device to demonstrate tracking 
reference currents. 
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Analysis and Design of Planar Bus bars for Power 
Electronics 
F .Zare G .Ledwich 
f.zare@qut.edu.au g.ledwich@gut.edu.au 
School of Electrical & Electronic Systems Engineering 
Queensland University of Technology 
Garden Points, Brisbane,400 1, Australia 
Abstract: The stray inductance of wiring is an important Issue for fast 
switching devices in power electronics, especially for high power applications. 
A thin sheet conductor (planar busbar) with a thin insulator sandwich between 
them is an effective way to reduce an interconnection inductance between a 
feeding source and power electronic components instead of a circular cross 
section wires. This paper analyses the impedance of a planar busbar using 
Maxwell's equations in cylindrical coordinates and gives an equation for the 
bus bar impedance at low and high frequencies, in terms of parameters such as 
material properties and dimensions. 3D finite element simulations and 
experimental results confirm the theoretical values. 
Keyword: Planar busbar, Inductance, Power electronic, Design and analysis 
of planar bus bars. 
Introduction 
In power electronic applications such as inverters, the interconnection 
inductance between de supply and inverter components is a major problem 
using point to point wiring. The reduction of the wiring inductance is an 
important issue in high power and fast switching inverters. A common 
problem of conventional hard switched converters is stray inductance, L, 
which should be kept as low as possible to minimise overvoltages. Fast 
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switching of a power electronic device causes fast changing currents m 
converters and magnifies the effect of the stray inductances since, 
v L dl 
dt (1) 
Where V is the voltage overshoot during tum-off time, I is the current through 
the circuit and Lis the stray bus inductance [6]. 
Using large thin conductor sheets with rectangular cross section separated by 
dielectric sheets (planar busbar) instead of the circular cross section wires 
contributes to a decrease in the inductance of a loop. Thus, the use of a planar 
busbar is highly desirable for high voltage and high power inverters when fast 
hard switching is employed. 
The calculation of the inductance and the resistance of the conductors at low 
and high frequencies have been examined by Skibinski [ 5]. He compared two 
kinds of conductors, rectangular busbars and circular cross sections. The 
results show that the rectangular busbar is the preferred conductor to minimise 
the stray inductance. A number of approximate equations exist for calculating 
the inductance of rectangular conductor [2]. Exact equations have been given 
for the inductance between a parallel filament and rectangular bars by Hoer 
and Love [1]. In deriving the equation given in these papers, the assumption 
was made that the current density was uniform throughout the conductors, 
which is not close to practice. 
As the switching time of fast switches is reduced to the submicrosecond range, 
the skin effect becomes an important issue in conductors. The current 
concentration near the conductor surface is increased as the frequency, the 
conductivity and the permeability of the conductor are increased. The effect of 
this concentration is an increase in resistance and a decrease in internal 
inductance [3]. 
The use of the planar bus bar is necessary for high power applications in power 
system environments. In an inverter circuit, a DC voltage source is connected 
to power electronic switches and a load through busbars and produces a 
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desired voltage using Pulse Width Modulation technique (PWM). For 
example, Fig.l.(a) shows the case where the voltage across the load is 
VIoact=V oc , and how the load current can be defined as two loops. When the 
switches change such that the load voltage is zero, (V1oact=O), the load current 
only passes through the second loop as shown in Fig.l.(b ). At the switching 
time, a current loop around the loop 1 must go to zero as shown in Fig.l.( c). 
Thus, while S 1 is turning off, the stray inductance of the loop will cause an 
over voltage across switch S 1 . 
Yoc+ 
Voc+ 
\l + DC 
Vtoad Stea~ state (a} 
Voc 1---..L-'---, ..1 
Transition(c) 
Ste~ stele (b) 
(d) 
Fig.l :Current loops at the different times for: (a) output voltage, V1oad = Vctc (b) 
output voltage, V1oad = 0 (c) current loop changing during transition time; (d) load 
voltage with PWM technique at transition time 
In this paper, a mathematical analysis of a planar busbar is performed at the 
low and high frequencies, the analysis focus on the inductance and the 
resistance values between two points of busbar. To have symmetrical current 
distribution through the busbar, the inductance is calculated for two current 
sources connected to two infinite parallel bus bars as shown in Fig.2. This type 
of the current source is associated with Fig.l.( c), when a loop occurs between 
a main capacitor as a voltage source and two switches S1 & S2 and the busbars 
as shown in Fig.3. 
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Fig.2 : A physical structure of a planar busbar 
Finally, using the law of superposition, the total electric and magnetic fields 
were calculated by adding the contribution from each current source. This 
infinite busbar and current source assumptions are close to practice for a 
planar busbar with a large surface area where a power electronic switch 
rapidly changes a current path. The analysis proceeds by applying each current 
source individually to the bus bar, and vector components E, H (electric and 
magnetic fields, respectively) determined. 
Main capacitor 
L R 
Fig.3 :A current loop at transition time concerning to Fig.l.(c) 
A planar busbar impedance calculation 
Maxwell's equations review 
In the time-varying case, Maxwell's equations involve a combination of the 
different field quantities, since a changing magnetic flux induces an electric 
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field and a time-varying electric flux induces a magnetic field. Four basic laws 
of electromagnetism, Ampere's law; Faraday's law; Gauss's law and the 
nonexistence of monopole make up a set of equations which any 
electromagnetic field must satisfy everywhere. These equations are called 
Maxwell's equations. 
\lx H = Jc D 
t (2) 
B \lxE =--
t (3) 
\l·D=p (4) 
\l·B 0 (5) 
Assuming linear isotopic materials for both conductor and dielectric, the 
following equations, 
D E (6) 
(7) 
J C5E (8) 
define the auxiliary vectors D, B and J in terms of the fields E and H, and 
can be used to simplify Maxwell's equation by eliminating D, B and J [8-9]. 
Busbar analysis 
In this section, two infinite parallel busbars will be considered in cylindrical 
coordinates and two sinusoidal current sources of the form leu r) are applied 
with polarities as shown in Fig.2. It is assumed that both conductors have a 
same finite thickness, T, infinite radius r = and finite separation, S. For 
mathematical analysis, we apply the first current source which is located at the 
origin in order to find out the magnetic and electric fields and finally the effect 
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of the second current source at the location of r rd will be considered using 
superposition as shown in Fig.4. 
~+1~.---------~~-------r~ 
2 ~~L---------~------~~ 
2 I 
r---';!. co 
.----------L--------rT~· 
Fig.4 : A planar busbar structure with one current source at the origin 
It is assumed that only vector components J , H , E and E exist due to the 
r z r 
symmetrical situation in cylindrical coordinates when applying only one of the 
sources as shown in Fig.5. 
Fig.5 : Electric and Magnetic vectors in cylindrical coordinates 
The problem is to determine the r and z variations of the field vectors. In order 
to do this, Maxwell's equations are used. A formal procedure for solving each 
of the fields is to take the curl ofEq.(3), 
V' (V' E)= ---(V' B) 
t 
This yields, 
E 
Jl--(CYE + &-) 
t t 
(9) 
(10) 
Since we have assumed sinusoidal time variation, Eq.(l 0) becomes, 
(11) 
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The problem is now to find H , Er and Ez in terms of constants which are 
evaluated from the boundary conditions. 
First consider the dielectric region where conductivity, a- 0. Thus, Eq.(11) 
becomes, 
(12) 
Since E = 0, then Eq. (12) reduces to the rand z components as follows, 
If a solution of the form Er(r, z) = R(r)Z(z) is assumed, Eq. (13) becomes, 
(14) 
Where b is a constant value. Thus, Er becomes, 
(15) 
Where a~ = OJ 2 JL&-b 2 , Ni (br) is known as a Bessel function of the first order 
[9]. 
The constants C, b and a1 are to be determined by boundary conditions. Since 
there is only a component of H, Eq. (2) gives, 
o H 1 o(rH ) 
Vx H = (---)ar +[ ]az = jOJBE 
oz r or 
The two separated equations are, 
oH 
-~=jOJ&Er 
1 o(rH ) . 
- = )OJ8Ez 
r or (18) 
(17) 
Using Eq. (15) and Eq. (17), H can be expressed as, 
(16) 
153 
Chapter 8 
H 
(19) 
Then Ez can be found by using Eq. (18) and Eq. (19) as, 
(20) 
Where N a (br) is a Bessel function of second kind, order zero [9]. 
Now consider the conductor region. It is assumed that the displacement 
current is negligible as compared to the conduction current and that Ez is 
equal to zero in conductor region. Since cv 2 fl& CVflCJ', Eq. (11) gives, 
(21) 
The vector fields E, and H in conductor region can be found in a similar 
fashion to that applied in dielectric region. 
Thus, E, and H become, 
(22) 
(23) 
Where ai = b2 + }CVflCJ'' cl and c2 are constants. 
Boundary Conditions 
In the previous section, the field vectors were found in the dielectric and the 
conductor regions. At the dielectric-conductor boundary, z =~,the tangential 
components of E, and H must be equal as shown in Fig.5. Thus, 
(E =E ) 
r(Conductor) r(Dielectric) z=~ 
2 (24) 
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(H (Condncw) H (Di'l'ct,ic)) Z ~ 
2 (25) 
It is assumed that the busbar surface is very large, then the magnetic field, H , 
is contained between the conductors but is negligible on the outside. Thus, 
H 
(Conductor) 0 s z -+T 
2 (26) 
The final boundary condition is related to the current source connection to the 
busbars. As shown in Fig.4, the current source is connected to the busbar by a 
round wire with radius ra . Thus, the value of the current can be defined as, 
I J ·ds CY E.ds (27) 
Expressing this surface integral in cylindrical coordinates, 
§_+T 
1= Er (2m-0 dqxlz) =27rr0 J Er dz 
2 (28) 
Busbar impedance calculation 
A simple way to calculate busbar impedance is using Ohm's law. Thus, the 
problem is to find the voltage values across the current sources. For the first 
current source, the voltage value can be found as follows, 
s 
+-
v; = fEz dz 
--
2 (29) 
where Ez is the electric field between the planar busbar. Thus, 
;JSbN0 (brJ 
27rr0 0JiN1 (brJ (30) 
The voltage value at the location ofthe second current source (r=rd) due to the 
first current source is, 
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jiSbNo ( brd) 
2nr0 0JEfN1 (br0 ) (31) 
Therefore, the voltage value across the busbar due to the first current source 
becomes, 
v; V
2 
= jiSbN0 (brJ jiSbN0 (brd) 
21lr0 0J&N1 (brJ 21lr0 0JEfN1 (brJ (32) 
The voltage value due to the second current source can be calculated using 
symmetry and is the same as Eq. (32). Using superposition law, the total 
voltage value due to the first and second current sources becomes, 
(33) 
Then, the input impedance ofbusbar can be defined as follows, 
Z R+ jmL 
g1vmg, 
Where, 
}2 OJ& a2 coth(a2T) 
s 
(34) 
(35) 
(36) 
(37) 
(38) 
Fig.6 shows the skin effect in the planar busbar computed from Eq.(35). As 
the frequency increased, the internal inductance decreased but the resistance 
increased. 
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Fig.6 : (a) Inductance and (b) resistance values of a planar busbar with separation, 
S=4 mm; thickness, T=2mm; distance, rtt=0.5m for a copper conductor with air 
insulator. 
External and internal inductance of a bus bar 
In an inductor such as a parallel-wire or a planar busbar, the inductance 
produced by the flux internal to the conductor is called the internal inductance, 
Lin' while that produced by the flux external to it is called external inductance, 
Lext· The total inductance, L, is: 
(39) 
In this paper, an analytical calculation of the planar busbar inductance has 
been expressed assuming a sinusoidal current source. This type of the current 
source can be generalised for different waveforms using Fourier 
transformation. In power electronic applications such as converters, a fast 
switching of a power switch causes fast changing of current. Indeed, this 
current source can be defined as some narrow pulse trains with the high rate of 
current change, dl , associated with Pulse Width Modulation (PWM) 
dt 
waveform. Fig.7 shows a Fourier transformation of a narrow pulse in 
frequency domain and the overshoot voltage is associated with inductance 
values at all frequencies. 
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Fig.7: (a) FFT of a narrow pulse (b) a narrow pulse waveform 
For a copper planar busbar with thickness, T=2mm, the internal inductance, 
Lin, is negligible at frequencies more than 10 kHz as shown in Fig.6. The 
results show that the inductance can increase the overshoot voltage by 5% 
when both external and internal inductances are considered. Thus, the major 
approach to decrease the overshoot voltage in a power electronic circuit is 
reduction in the external inductance of the planar busbar. 
Simulation and experimental results 
Three-dimensional finite element field software, Ansoft [10], has been used to 
confirm the busbar inductance and resistance values. Some experimental tests 
have been performed to validate the theory. 
Finite element simulations have been done for a planar busbar model which 
consists of two parallel copper sheets with an air insulator at f=l 0 KHz. The 
busbars have a square form with 2 m sides, thickness 2 mm, and the thickness 
of insulator, S=4 mm. A current source is connected to the upper and lower 
bus bars at the location of the first current source and a short circuit instead of 
second current source is located at the distance rct=0.5m from the current 
source as shown in Fig.2. 
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The simulation result shows that the current density between the current 
source and the short circuit is much higher that elsewhere, as shown in Fig.8. 
To analyse Maxwell's equations, it was assumed that the busbar surface is 
very long, the magnetic field is contained between the conductors and is 
negligible on the outer sides. Fig.9 shows the magnetic field along z direction 
and it is very close to the assumption of the boundary condition. 
(a) 
Current density along tho line of symnetry 
"" 
100 
'o~~~==~~~~~~,==~,~==~~~~~~~~~~~~= 
Length (rrm) 
(b) 
Fig.8 : (a) Current density at the bus bar area (b) current density at the line of 
symmetry 
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Table I shows the inductance and the resistance values of simulation results 
for a copper busbar with thickness, T=2mm, separation, S=4mm, distance 
between current sources, rd=0.5 m and dimension of the busbar, 2 x 2 m at 
various frequencies. Finite element software needs a strong mesh inside of the 
planar bus bar in order to have a good current distribution in the bus bar area. 
Table I 
Frequency 1KHz 10KHz 100KHz 1MHz 
Lsimulation 12.3 nH 11 nH 10.8 nH 10.6 nH 
LTheory 11.72 nH 10.34 nH 9.31 nH 9nH 
Rsimulation 0.039mil-Ohm 0.091 mil-Ohm 0.3003 mil-Ohm 1.11 mil-Ohm 
RTheory 0.032 mil-Ohm 0.089 mil-Ohm 0.28 mil-Ohm 1.06 mil-Ohm 
To validate the theory results, some experimental tests have been performed to 
determine the inductance values of the planar bus bar ( 2 2 2 e 3 m) at 
various frequencies. Fig.1 0 shows a circuit diagram for experiment test and a 
signal generator injects a sinusoidal current with I= 200mA, into the planar 
busbar and a voltage across the injection points have been measured. For low 
inductance values such as 10 nH, Yin becomes around 6 m V at 100 kHz, which 
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is not high enough for reliable measurement of resistive and inductive effects. 
To increase the voltage across the injection points, V in, the inductance of the 
planar bus bar have been increased in order to obtain an accurate measurement. 
Thus the separation between the busbars is changed to S= 4 em and this 
experimental test is just to validate the theory. It has to be noticed that in 
power electronic applications the inductance of the planar busbar has to be 
kept as low as possible by low separation. 
R 
Signal Busbar 
Generator~ 
rbe 
Short 
0 Circuit . ~ 
0 0 0 0 0 
....,........ 
~v oscilloscope 
current Amplifier ~ c:::J 
00 00 00 00 
Fig.l 0 : Circuit diagram for experiment test on a planar bus bar 
Fig.ll shows a comparison between simulation, experiment and theory results 
of the inductance values of the planar bus bar in terms of frequency. 
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Fig. II : Inductance values of a copper bus bar with thickness, T=2rnrn; separation, 
S=4 ern, distance rct=80 ern, in terms of frequency 
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Discussion 
Consideration of finite planar bus bars 
This paper presents an equation for an inductance of a planar bus bar, which is 
useful for overshoot voltage calculation in power electronic applications such 
as inverters. To derive and analyse electric and magnetic fields, it was 
assumed that the planar busbar is infinite. In practice, this model can be close 
to theory if the current density at the end of symmetry line is 10% of the 
maximum current density as shown in Fig.8.(b ). 
Fig.8.(a) shows the current density between the current sources is much higher 
than in other areas of the planar bus bar. The major consideration is to decrease 
the dimensions of the bus bar along the x direction, while reduction the bus bar 
width in the y direction is less significant in causing an increase in the planar 
busbar inductance, as shown in Fig.12. Simulation results show that an 
inductance value of a planar busbar with finite dimension along the y 
direction, b= rct, is 20% higher than a same planar busbar but with infinite 
width along the y direction. If the dimension of the planar busbar in the y 
direction is bigger than 1.5 times rct, the effect of the bus bar dimension will be 
negligible along the y direction. 
Considering the total current which passes through the finite busbar should 
influence the geometry used in the calculation. The impedance of the finite 
busbar in terms of the ratio of the busbar side in the x direction, a, to the 
distance between the current sources, rct, has been calculated by theory using 
the current density through the finite busbar and it was compared with 
simulation results. 
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Y-7= /Infinit Busbar 
/Finite Busbar 
- - - - - .---+---L--, 
1 i 
l X-7= 
~~~~~~ 
Fig.12 :Finite and infinite planar busbars 
Thus, for a planar bus bar with, !!.__ 4, the impedance ratio, 2 fl"''' , is around 1 
rd zinf inil 
and the theoretical results can be used to find the bus bar impedance. For a 
planar busbar with !!.__ 4, the impedance ratio, 2flnil• has to be considered for 
rd zinfinit 
the planar busbar impedance calculation using Fig.13. 
As shown in Fig.13, the inductance value of the finite planar busbar is 
approximately decreased linearly from 1.35 down to 1.2 times of the 
inductance value of the infinite planar bus bar where !!... ratio is increased from 
rd 
1.5 up to 4, respectively. In this case, the inductance value is not significantly 
decreased while the size, cost and weight of the planar busbar structure are 
increased. Also, when the ratio is decreased more than 1, the inductance value 
is nonlinearly increased and the busbar form is changed to a strip form with 
disappearing the advantages of the planar busbar. Thus, for commercial 
proposes, the size of the planar busbar for high power applications is 
recommended for 1 a 1.5 
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Fig.l3 : Theory and simulation results of finite planar bus bar impedance in terms of 
a 
Consideration of planar bus bars in a real case 
An industrial planar bus bar for high power inverter has some holes and screws 
to supply physical connections for IGBTs and capacitor. At the transition time, 
the current loop consists of the upper and the lower bus bars, power electronic 
switches and capacitor as shown in Fig.1(c). Fig.l4 shows a physical structure 
of a planar busbar for high power inverter in a real case. Physical dimensions 
of a screw type of capacitor (Kendeil 400 V de, 220-10,000 F) and IGBT 
(SKM 75 GAL 123 D) have been used for simulation of the copper planar 
busbar with thickness, T=2mm, separation, S=4mm, distance between current 
sources, rd=0.5 m and dimension of the busbar, 2 x 2 m structure. The total 
inductance of this structure is equal to the inductance of the planar bus bar and 
the internal inductances of the components. Short circuits have been made 
instead of the IGBT and the capacitor in order to find the inductance of the 
planar bus bar in a real case. 
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Capacitor 
Fig.14 : Cross section of a physical structure of a planar busbar for power inverter 
Simulations have been performed by finite element software, Ansoft, for the 
real case of the planar busbar as shown in Fig.l4. Table II shows the 
simulation results of the planar busbar with and without holes at different 
frequencies. 
Table II 
Frequency 10KHz 100KHz 1MHz 
Finite bus bar with holes Lsimulation=11.9 nH Lsimuiation=11.7 nH Lsimulation=11.3 nH 
Finite busbar without holes Lsimulation=11 nH Lsimulation=10.8 nH Lsimulation=1 091 
The inductance of the planar busbar in a real case is very close to the 
inductance of the finite planar busbar without holes. It is clear that the 
inductance of the planar bus bar is related to the flux between the bus bars and 
the small holes (D=20 mm) in the surface of the planar busbar can not 
significantly change the inductance of the planar busbar. 
Conclusions 
This paper analyses the impedance of a planar busbar using Maxwell's 
equations in cylindrical coordinates and gives an equation for the busbar 
impedance at low and high frequencies, in terms of parameters such as 
material properties and dimensions. The inductance can be minimised by 
decreasing the separation between busbars and minimising of the distance 
between two current sources (for instance, the distance between the electronic 
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switches such as IGBT and DC source in practice). The minimum separation 
between bus bars is limited by the dielectric strength. The distance between the 
switch and the DC source depends on the physical dimensions of device and 
the line capacitors. 
The impedance of the finite planar bus bar has been calculated by theory using 
the current density through the finite busbar and it was compared with the 
infinite planar busbar. 3D finite element simulations and experimental results 
confirm the theoretical values. 
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Abstract: Planar busbars are used widely in modem high power inverters and 
have been shown to provide a good way for minimising stray inductance and 
overshoot voltage. Planar busbars, which consist of multi-layer copper sheets 
and dielectric insulators, offer significant advantages such as low impedance, 
improved thermal characteristic and reduced system cost compared with other 
interconnection approaches. A common problem of hard switched inverters is 
stray inductance, which needs to be minimised to reduce the effect of over 
voltages. This paper presents a new physical structure for a voltage source 
inverter with symmetrical planar busbar structure , which minimises the 
variation in stray inductance for different switching states. 3D finite element 
simulations and experimental tests verify the theory. 
Index Terms- Planar busbar, voltage source inverter, inductance. 
Introduction 
In power electronic circuits, such as an inverter, the interconnection 
inductance between the DC supply and inverter components can be a major 
problem using point to point wiring. The reduction of the wiring inductance is 
an important issue in high power and fast switching inverters. This is a 
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common issue for all conventional hard switched converters and the stray 
inductance should be kept as low as possible to minimise over voltages. Using 
large area thin conductor sheets with rectangular cross section separated by 
dielectric sheets (planar busbar) instead of circular cross section wires, 
contributes to a reduction of the stray inductance. Thus, the use of the planar 
busbar is highly desirable for high power inverters when fast hard switching is 
employed. 
The calculation for the inductance and the resistance of conductors at low and 
high frequencies has been examined by Skibinski [4]. He compared two kinds 
of conductors, rectangular and circular cross section bars. This results show 
that the rectangular busbar is the preferred shape to minimise the stray 
inductance. A number of approximate equations exist for calculating the 
inductance of a rectangular conductor [5,6,7]. However, exact equations have 
been derived for the inductance between a parallel filament and rectangular 
bars by Hoer and Love [1]. In deriving the equations given in these papers, the 
assumption was made that the current density was uniform throughout the 
conductors, which is not valid for an inverter with a current point injection. 
A mathematical analysis of the planar bus bar has been performed at low and 
high frequencies by Zare and Ledwich [2] and determined the inductance and 
the resistance values between two points of the planar bus bar. This paper then 
draws on the theory of [2] to present a new physical structure for the planar 
busbar called Reduced Layer Planar Busbar. The new voltage source inverter 
with symmetrical planar busbar structure minimises the variation in stray 
inductance for different switching states. 3D finite element simulations and 
experimental tests verify the theory. 
Current loops in a voltage source inverter 
In an inverter circuit, a DC voltage source is connected to the power electronic 
switches and a load through busbars and produces the desired output voltage 
using the Pulse Width Modulation technique (PWM). For example, Fig.l.(a) 
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shows the case where the voltage across the load is V1oad = V oc , and also 
defines two load current loops. When the switch state changes such that the 
load voltage is zero, (V1oact=O), the load current now only passes through the 
second loop as shown in Fig.l.(b ). During the switching time, Fig. I.( c), the 
current loop around loop 1 must go to zero. As soon as S1 starts to tum off, D2 
turns fully on (the load current does not change due to the inductive load). 
Since D2 is conducting, the following equation is satisfied around loop 1 at the 
transition time: 
(1) 
Where L1 is the total stray inductance of loop 1 and Vs 1 is the voltage across 
switch S1. Thus, while S1 is turning off the stray inductance of the loop will 
cause an over voltage across switch S1 based on Eq.(1). 
V1oat1 stea~ state (a) 
Voc 1--'1."--, 
(d) 
Transition (c) 
Ste~y state (b) 
Fig.l :Current loops at different times for: (a) V1oad = Vctc (b) Vtoad = 0 (c) transition 
time; (d) output voltage across the load 
To minimise the over voltage across the switch, the stray inductance of the 
current loop must be kept as low as possible. The use of the planar bus bar is 
highly desirable for high power inverters when fast and hard switching is 
employed. Fig.2.(a) shows a cross section of a planar busbar used for a single 
phase voltage source inverter. The current loop passes through switches S1 & 
S2, the main capacitor and the busbars as shown in the circuit diagram of in 
Fig.1.( c). To calculate the impedance of the planar bus bar, two current sources 
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are connected to the planar bus bar at the location of the main capacitor and the 
switches, S1 & S2 as shown in Fig.2.(b). Thus, the objective is to find the loop 
inductance of Fig.2.(b) in terms of sheet separation, distance between the 
current sources and other parameters such as conductivity and permeability. 
(b) 
Fig.2 : (a) A cross section of a planar bus bar used for a single phase inverter (b) 
current loop associated with Fig.2.(a) 
Busbar analysis 
A mathematical analysis of the planar bus bar has been performed at low and 
high frequencies by Zare and Ledwich [2] and determined the inductance and 
the resistance values between two points of the planar busbar. In [2], two 
parallel sheets (planar busbar) are considered using cylindrical coordinates and 
two sinusoidal current sources of the form feu t) are applied with polarities as 
shown in Fig.2.(b ). It is assumed that both conductors have the same finite 
thickness, T, and finite separation, S. For the analysis in [2], the first current 
source which is located at the origin is applied in order to determine the 
magnetic and electric fields as shown in Fig.3. The effect of the second current 
source at the location of r rd is considered using superposition as shown in 
Fig.2.(b). 
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I r~co 
T 
Fig.3 : A cross section of a planar busbar with one current source at the origin 
It is assumed that only vector components J,. , H , Ez and Er exist due to the 
symmetrical situation in cylindrical coordinates as shown in Fig.4. 
Fig.4 : Field vectors in cylindrical coordinates 
The r and z variations of the field vectors can be determined using Maxwell's 
equations. 
\7 (\7 E)= --(\7 B) 
t 
This yields, 
E ((j'E +E-) 
t t 
(2) 
(3) 
Since we have assumed sinusoidal time variation, Eq.(3) becomes, 
(4) 
The problem is to find H , Ez and Er in terms of constants which are 
evaluated using the boundary conditions. 
First consider the dielectric region where conductivity, (j' ~ 0. Thus, Eq.(4) 
becomes, 
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(5) 
Since H =0, then Eq.(5) reduces to the rand z components as follows, 
If a solution of the form E,(r,z) R(r)Z(z) is assumed, Eq.(6) becomes, 
1 o 2R 1 oR 1 
---+-----
R or 2 rR or r 2 (7) 
where b is a constant value. Thus, Er becomes, 
(8) 
where a~ oi 8 - b2 , N1 ( br) is known as a Bessel function of first order [9]. 
The constants C, b and a1 are determined using boundary conditions. Since 
there is only a rp component of H, Maxwell's equation gives, 
o H 1 o(rH) 
\1 x H ( ---)ar + [ ]az jm&E 
oz r or 
The two separated equations are, 
oH 
--- ;·msE OZ r 
1 o(rH ) jm&Ez 
r or (11) 
(10) 
Using Eq.(8) and Eq.(lO), H can be expressed as, 
H jCms --N1(br)Cos(a1z) 
a I (12) 
Then Ez can be found by using Eq.(ll) and Eq.(12) as, 
Cb 
-N0 (br)Cos(a1z) 
a I (13) 
where N"(br) is a Bessel function of order zero [9]. 
(9) 
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Now consider the conductor region. It is assumed that the displacement 
current is negligible compared to the conduction current and that Ez is equal to 
zero in the conductor region. Since 2 f.l& , Eq. (4) givp&; 
(14) 
The vector fields H and Er in the conductor region can be found in a similar 
fashion to that applied in the dielectric region. 
Thus, Er and H become, 
(15) 
(16) 
Where a;= b2 j , C1 and C2 ,are constants. 
In the last section, the field vectors were found in the dielectric and the 
conductor regions. The constant values from the last equations can be 
determined using the boundary conditions. At the dielectric-conductor 
boundary, z §..., the tangential components of Er and H must be equal as 
2 
shown in Fig.3. Thus, 
( H (Conductor) H (D;e/eotri') ) z §.. 
2 
(17) 
(18) 
It is assumed that the busbar dimension is large in "r" direction, then the 
magnetic field, H , is contained between the conductors but is negligible on 
outside of the bus bars. Thus, 
(19) 
The final boundary condition is related to the current source connections to the 
busbars. As shown in Fig.3, the current source is connected to the busbar by a 
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round conductor with radius r0 • Thus, the value of the current can be defined 
as, 
I J·ds E.ds (20) 
Expressing this surface integral using cylindrical coordinates, 
!..r 
I= Er (217r0 dqx/z) =217r0 1 Er dz 
2 (21) 
A simple way to calculate busbar impedance is using Ohm's law. Thus, the 
s 
voltage values across the current sources can be found using v = 1 E, dz . 
Therefore, 
V. jiSbN0 (brJ 
1 2m-0 N1 (bra) 
Where 
}2 OJ& a2 coth(a2T) 
s 
=2nf 
f frequency 
permeability 
& permittivity 
cr conductivity 
T thickness of sheet 
S separation between sheets 
2 
(22) 
The voltage value at the location of the second current source(r=r d) due to the 
first current source is, 
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(23) 
The voltage value across the bus bar due to the first current source becomes, 
~ Vz = j!SbN0 (br0 ) j!SbN0 (brd) 
27rr0 &N1(brJ 27rr0 N 1(br0 ) ~4) 
The voltage value due to the second current source can be calculated using 
symmetry and is the same as found in Eq.(24). Using superposition law, the 
total voltage value due to the first and second current sources becomes, 
(25) 
Thus, the input impedance of the bus bar associated with Fig.2.(b) can be 
expressed as follows, 
Z R+ j L veq 
I 
Physical location of components 
(26) 
The reduction of the stray inductance is an important issue in high power and 
fast switching inverters to minimise transient over voltages. It has been proven 
that the planar busbar has a lower inductance value than other types of 
interconnections [4,5,6]. 
In the last section, the inductance of the planar bus bar was found in terms of 
the distance between the current injection points, separation between the 
conductive sheets and other parameters such as conductivity and permeability. 
The planar busbar structure for the inverter consists of copper sheets and 
electrical insulators with known conductivity and permeability. The next 
alternative method to minimise stray inductance is to investigate the effect of 
physical location of the power electronic components and the planar bus bars 
in order to minimise the distance between the current injection points (current 
sources) and the bus bar separation. 
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Physical location of a main capacitor 
Fig.5 shows a cross section of a planar busbar used for a single phase voltage 
source inverter with DC bus capacitor, C. Two current loops, Loop1 and Loop2 
with different lengths are shown in Fig.5.(a) corresponding to different 
transition times. Because the performance is limited by the worst possible 
case, the inductance of the second loop, Loop2 , has to be minimised for 
optimisation. 
+ L R -
(a) 
(b) 
Fig.5 : Current loops at the transition times for different locations of the main 
capacitor (a) at the side (b) at the centre 
Clearly, the stray inductance of Loop2 can be optimised when the mam 
capacitor, C, is located between the phase legs due to the symmetrical loop 
paths as shown in Fig.5 .(b). Thus, it is crucial to consider the location of the 
main capacitor and other components in order to minimise the loop inductance 
length in addition to optimising the physical structure of the busbar. 
Distributed capacitors 
In high power inverters, the DC bus voltage source typically consists of 
several capacitors in parallel in order to provide a low ripple DC voltage 
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during operation. The capacitors can be installed in a concentrated form or 
distributed over the busbar surface as shown in Fig.6. During switching, the 
current loop under transition occurs between the capacitors and the power 
electronic switches. It is expected that the planar busbar with the distributed 
capacitors have a lower inductance value compared to the concentrated form, 
as the current through the bus bar becomes more uniformly distributed. 
(a) (b) 
Fig.6 :Top view of the planar busbar with (a) distributed capacitors (b) concentrated 
capacitors 
To examine the effect of capacitor location on busbar inductance we use the 
current source approach as performed in [2]. Using Eq.(22-26) which were 
derived in the last section, the impedance of the planar bus bar with distributed 
capacitors can be found by considering three current sources at the location of 
the three capacitors as shown in Fig. 7. The current ~source at the location of 
00' is returned via three current sources, where 1=11+12+13. Thus, the voltage 
values at the locations of the other current sources due to one of the current 
sources can be evaluated out using Eq.(22). The total impedance of the planar 
busbar with three capacitors is not simply a matter of computing three 
independent impedances between each loop using Eq.(26). Instead, the 
voltages at points 00', A1Bb A2B2 and A3B3 due to each current source need 
to be determined using Eq.(22) in order to find the self and the mutual 
impedances. Using superposition, the total voltage across each current source 
location due to the different current sources has been taken into the account. 
The self and the mutual impedances of the planar busbar with three current 
loops can be defined as follows, 
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(27) 
Where the V k is the voltage across the kth current source and Zij is the mutual 
impedance between loop ith and jth . 
~================~~T 
Fig.7 :Current loops of the planar busbar with three capacitors 
To simplify the impedance equation, it is assumed that OA1=0A3= rct, OA2= rb 
and A1A2=A2A3=X as shown in Fig.7. The total impedance of the planar 
busbar with three capacitors can be expressed as follows: 
(28) 
Using Eq.(22-27), Zeq becomes, 
z jSbK1 
eq 2tr(i)r
0 0
N1 (br0 )K2 
(29) 
Where, 
K 1 =4N0 (brJ 2 2N0 (brd) 2 2N0 (brb) 2 2N0 (bx) 2 +4N0 (brJ[N0 (brd) 
+No (bx)] +4N0 (brd )[N0 (brh) +No (bx)]+ 2No (2bx)[N0 (bro) No (brh)] + 
2N(2brh)[2N0 (bx) N 0 (br0 )] 
Fig.8 shows the inductance values of the planar busbar with three connections 
in terms of the separation between the capacitors, X, for OA2=10, 50, 100 mm 
(T=lmm, S=lOmm, f=lMHz). When X approaches to zero, the two current 
sources at the location of A 1 and A3 move to the location of A2 and the planar 
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busbar with three connections becomes to the planar busbar with one 
connection. For X=O, the inductance value of the planar busbar from Eq.(29) 
becomes the same as the one from Eq.(26). For example, Fig.8.(a) shows the 
inductance value of the planar bus bar with three connections in terms of the 
separation between the capacitors, X, for OA2=10 mm. At X=O, the inductance 
value is approximately 12 nH using Eq.(29) and it is equal to the inductance 
value of the planar busbar with one connection using Eq.(26). 
When A1 and A3 are further from A2 (separation between capacitors, X, is 
increased) the current through the busbar becomes more uniformly distributed 
and the inductance value is improved due to the lower current density. The 
minimum inductance value occurs when A1A2=A2A3=0A2• The separation 
between capacitors, X, can not be increased more than OA2 in order to 
decrease the inductance value of the planar busbar. Because the loop 
impedances, Z1 & Z3 are increased and the current is not shared well between 
the loops. Then, most of the current passes through Z2 and the effects of the 
other impedances, zl & z3 are reduced. 
Fig.8: Inductance values of the planar busbar with three capacitors as a function of 
capacitor separation, X 
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Simulation results 
3D finite element field software, Ansoft [11] has been utilised to confirm the 
analytical results. The package includes electrostatic, non-linear magnetic, 
current conduction and eddy current analysis. These tools provide computation 
of device parameters such as force, torque, saturation effect, inductance, 
capacitance and power losses. There is no intrinsic limit to the size of the 
problem. The simulator can be commanded to make high-density meshes 
inside the busbar and the insulator in order to increase the accuracy of the 
simulation. As the mesh size increased, more memory and multi-processors 
are required for the simulation. 
Simulations at various frequencies have been carried out for a copper planar 
busbar with three connections as shown by Fig.7. The busbars have been 
separated by an air insulator with (T=lmm; S=lO mm; rb=50 mm; X=50mm; 
dimension of the bus bars 20 x 20 em). The background around the modelled 
planar busbar has been defined large enough (20 times of the modelled busbar) 
to avoid boundary effects of the simulator solution. As the modelled bus bar 
consists of parallel sheets, Cartesian coordinate were used to draw the bus bar 
and the results (field vectors) can be transferred and shown in an alternative 
coordinate system. The field simulation is performed using an AC current 
source including skin and proximity effects and the simulation software 
automatically computes the impedance and the inductance of the modelled 
bus bar. 
Fig.9 shows the current density through the planar busbar with three and one 
connections. From the simulator tools, a plane surface is defined in the planar 
busbar along the sheet to show the data in 2 dimensions. Fig.9.(a) shows that 
the current through the busbar with three connections have been distributed 
more than the one connection as shown in Fig.9.(b). Clearly a planar busbar 
with multiple connections exhibits a lower inductance due to better current 
distribution. 
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(b) 
Fig.9: Current density for (a) three connections associated with Fig.7 (b) single 
connection associated with Fig.2.(b) 
Table I shows the simulation and theory results of the planar busbar with three 
connections (with the above dimensions) at various frequencies. There are 
differences between the theory and simulation results which are associated 
with the dimensions of the planar bus bars and feasible limits on mesh size. In 
the theory, it was assumed that the planar busbar has a very large surface area, 
while in the simulation, the dimensions are finite. 
Table I 
lMHz 2MHz 3MHz 
Lsimulation 13.74 nH 13.6nH 13.46 nH 
LTheory 11.28 nH 11.09 nH 11.08 nH 
Rsimulation .525 milliohm .701 milliohm .801 milliohm 
RTheory .458 milliohm .647 milliohm .794 milliohm 
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As shown in Fig.10, the major effect is to decrease the dimension of the 
busbar along the x direction, while reduction the busbar width in the y 
direction is less significant in causing an increase in the planar busbar 
inductance,. If the dimension of the planar busbar in the y direction, "b", is 
bigger than 1.5 times of rd, the simulation results show the effect of the bus bar 
dimension will be negligible along the y direction. Considering the total 
current which passes through the finite busbar should influence the geometry 
used in the calculation. The impedance of the finite bus bar in terms of the ratio 
of the bus bar side in the x direction, "a", to the distance between the current 
sources, rd, has been calculated by theory using the current density through the 
finite bus bar and it was compared with simulation results. 
Y-? co Infinit Dusbar 
Finite Busbar 
current 
b 
1 
- - - - -f------\, 
1<'----- a --->I 
' I 
Fig. I 0 : Top view of a finite and infinite planar bus bars 
For a planar bus bar with, !!:.... 4, the theoretical results can be used to find the 
ra 
bus bar impedance with error less than 10%, while for !!:.... 4, the impedance 
r, 
ratio, zfi.u, has to be calculated using Fig.ll for the impedance of the planar 
zinfinit 
bus bar. As shown in Fig.ll, the inductance value of the finite planar bus bar is 
linearly decreased from 1.35 down to 1.2 times of the inductance value of the 
infinite planar busbar when !!:.... ratio is increased from 1.5 up to 4, respectively. 
rd 
At !!:.... = 4, the inductance value is not significantly decreased while the size, 
ra 
cost and weight of the planar bus bar structure are increased. Also, when the 
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ratio is decreased to less than 1, the inductance value increases nonlinearly and 
the bus bar form is changed to a strip form losing the advantages of the planar 
bus bar. Thus, for commercial proposes, the size of the planar bus bar for high 
power applications is recommended in the range 1 a 
rd 
1.5. 
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Fig.ll :Theory and simulation results of finite planar busbar impedance in terms of 
a 
Reduced layer planar busbar 
In the last sections, it has been shown that the inductance of the planar bus bar 
is a Bessel function of the separation between injection points, while the 
inductance value is proportionally related to the separation between the 
busbars, S. Examine the two cases in Fig.12, decreasing the separation 
between the busbars, S, and increasing the separation between the injection 
points, rb, by a factor of 2. 
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(a) 
(b) 
Fig.12: Physical structures of planar busbar (a) double separation between busbars 
(b) double separation between injection points 
Using Eq.(24-26), doubling the separation between the busbars, S, increases 
the inductance by 2 times while doubling the separation between the injection 
points, rb, increases L, 1.12 times. Therefore, the inductance value of the 
planar busbar with the structure shown in Fig.12.(a) is 1.78 times of the other 
one in Fig.12.(b). Thus, the separation between the busbars is the major factor 
which has to be kept as low as possible consistent with insulation 
requirements. 
In a single phase inverter shown in Fig.2, the transition current loops occur 
between the main capacitors, the switches (S 1&S2 or S3&S4) and the planar 
busbars at transition times. These current loops show that the separation 
between the positive and the negative busbars is very important to minimise 
the stray inductance. The separation between these busbars, which carry the 
loop current, is 2Trnsulator+Tconctuctor where Trnsulator and Tconctuctor are the 
thicknesses of the insulator and the conductor, respectively. Therefore, 
changing the location of each layer of the planar busbar is an option to 
decrease the separation between the positive and the negative bus bars and thus 
to minimise the stray inductance. 
Fig.8 and Fig.9 show that the planar busbar with distributed capacitors has a 
lower inductance value compared to the concentrated form (one connection) 
due to a better current distribution in the busbars. This concept leads to the 
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proposed new structure of planar busbar (Reduced Layer Planar Busbar) for 
power electronic inverters with a very low stray inductance and allowing 
better airflow for thermal cooling as shown in Fig.13. In this new structure, the 
positive and the negative busbars, which are connected to the DC supply, are 
side-by-side on the top of the phase bus bars. At the transition time, the current 
loops occur between the upper busbars, which are connected by the main 
capacitors and the phase busbar. The inductance value of the reduced layer 
planar busbar is much less than the other one shown in Fig.2 since the 
separation between busbars has decreased to Trnsulator- Assuming the upper 
busbars of the reduced layer inverter is a single sheet of Copper. Then, 
Fig.2.(a) and Fig.l3.(a) can be associated with Fig.l2.(a) and Fig.l2.(b), 
respectively. 
In the reduced layer planar busbar, for the upper bus bars the conduction across 
the busbar is via capacitors rather than conductor connections. Thus, an 
equation for the inductance value of the reduced layer planar bus bar is a new 
objective, which has to be investigated. 
Capacitors 
Phase busbar 
Capacitors 
Output Connections 
to Load <E-.....:..----l 
(a) (b) 
Fig.l3: Reduced layer planar busbar for inverter (a) current loop at transition times 
(b) physical structure 
3D finite element simulations have been performed for the reduced layer 
planar busbar with different connections. The busbars have been separated by 
an air insulator with (T=lmm; S=lO mm; rb=80 em; X=15 em; dimension of 
the bus bars 120 x 60 em). Simulation results show that the inductance value of 
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the planar busbar with one, three and five connections are 1.49, 1.13, 1.07 
times that of the planar busbar with infinite connections (uniform sheet). 
As the number of the capacitors are increased, the current distribution through 
the bus bar approaches that of the uniform sheet bus bar as shown in Fig.l4.( c). 
If the number of the capacitors is high enough to produce a good current 
density similar to Fig.14.(a) or Fig.l4.(b), the approximate impedance value 
can be derived using Eq.(24) since the current distribution through the bus bar 
is very close to the uniform planar busbar as shown in Fig.l4.(c). 
(a) (b) (c) 
Fig.l4: Simulation results of the current distribution through the busbar for various 
connections(a) three (b) five (c) uniform sheet 
Thus, the reduced layer planar busbar is recommended for high power 
inverters when the number of capacitors is more than (2p+ 1) where p is a 
number of phases. For example, in a single phase inverter, the first current 
loop occurs between the power electronic switches 81 & 82 and the five 
capacitors where at least three of them (C1&C2&C3) pass most of the current 
as shown in Fig.15.(a). In this case, at least three capacitors carry the loop 
current during switching time and the current distribution through the busbar 
is close to the uniform planar busbar shown in Fig.l4. The three phase case is 
shown in Fig.l5.(b). 
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Fig.l5 :Top view of the planar busbar (a) five capacitors for a single phase inverter 
(b) seven capacitors for a three phase inverter 
Thermal considerations 
Heat is generated when current passes through the busbars due to ohmic 
losses. Heat transfer occurs by convection, conduction and radiation from the 
hot material (busbar) to the ambient. Thermal resistance is associated with the 
conduction or convection of heat. Thus, the thermal resistances for conduction 
and convection are related to the surface area, thickness, conduction and 
convection conductivities. The total thermal resistance can be found by adding 
the conduction and convection resistances [13]. The planar busbars may 
consist of different layers of busbars and electric insulators with series and 
parallel thermal resistances due to implicit structures. The thermal resistance 
has to be decreased as low as possible to transfer the heat from different layers 
of the busbars. Fig.l6 shows two different structures of the planar busbars, 
reduced layer and parallel. One of the advantages of the reduced layer planar 
busbar is that all busbars have one side to transfer the heat to the ambient 
directly as shown in Fig.l6.(a), while the internal busbar of the parallel 
structure has to transfer the heat through the insulators and the bus bars with a 
high thermal resistance. 
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Fig.l6 :Physical structure of planar bus bars (a) reduced layer (b) parallel 
Experimental results 
To validate the theory results, experimental tests have been performed to 
determined the inductance values of the planar bus bar at various frequencies. 
For experimental tests, the reduced layer planar bus bar consists of two copper 
sheets (T=lmm; rb=80 em, X=lO em, dimension of the busbars 120 x 60 em) 
joined by some strip conductors on the top of the uniform sheet separated by 
an air insulator as shown in Fig.l7. During switching time, transition current 
loops occur between the switches, capacitors and busbars. To measure the 
inductance value of the busbar, a sinusoidal current is injected into one point 
of the bus bar and at the another point a short circuit is made as a returning 
path. Indeed, as shown in Fig.l7, the strip wires connected to the upper 
busbars and the short circuit are related to the current paths through the 
capacitors and the power electronic switch at transition times, respectively. 
R 
oscilloscope 
00 00 
(a) 
Short 
Circuit 
,-/ 
00 ~ ~ w 
Fig.l7 : (a) Circuit diagram for experiment test on a planar busbar; upper busbars 
with (b) single connection (c) three connections (d) five connections (e) uniform 
sheet 
190 
Chapter 9 
A signal generator injects a sinusoidal current with 1=200 rnA, into the 
reduced layer planar busbar and a voltage across the injection points has been 
measured. For low inductance values such as 10 nH, Vin becomes 
approximately 6 mV at 100KHz, which is difficult to measure. To increase the 
voltage across the injection points, V in, the inductance of the planar busbar has 
been increased in order to have an accurate measurement. Thus, the separation 
between the busbars is changed to S=4 em in this experimental test to validate 
the theory. It should be noted that in power electronic applications the 
inductance of the planar bus bar has to be kept as low as possible using lower 
separations. 
The reduced layer planar busbar with four different types of connections has 
been examined. Experimental results show that the inductance value of the 
planar busbar with three and five connections are very close to the uniform 
sheet as shown in Fig.l8. 
The inductance value of the reduced layer planar bus bar with one connection 
between the upper busbars is much higher than three or more connections. 
Therefore, the new structure of the planar busbar is recommended for high 
power inverters, if the number of the main capacitors is more than five or 
seven for single phase or three phase inverters, respectively. 
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Fig.l8: Inductance value of the side-by-side planar busbar with various connections 
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Conclusions 
A reduced layer planar busbar has been presented in this paper as a new 
structure of bus bar for high power inverters with minimum separation between 
busbars, optimum stray inductance and improved thermal performances. This 
type of the planar busbar is suitable for high power inverters, where the 
voltage source consists of some capacitors in parallel in order to provide a low 
ripple DC voltage during operation. To calculate the point-input impedance of 
the planar busbar with distributed capacitors, mathematical analysis has been 
performed based on Maxwell's equations. The inductance value of the reduced 
layer planar busbar is minimised by decreasing the separation between 
busbars, which carry the transition current. The location of the power 
electronic components and the physical location of each layer have been 
shown to be important for minimising the loop inductance The minimum 
separation between busbars is limited by the dielectric strength. The distance 
between the switch and DC source depends on the physical dimensions of 
device and DC line capacitors. 
Another common problem in the conductors is the thermal energy generated 
from passing a current through the busbar. The wide arid thin planar busbars 
without any internal busbars are preferable for heat dissipation from the 
busbar surface due to a better air contact with each conductor. 
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Conclusions and future research 
Multilevel voltage source converters represent a new generation of power 
converters suitable for high power and high voltage applications. The three 
most popular voltage source multilevel converters have been proposed as: 
Diode-clamp topology 
Flying-capacitor topology 
Cascade converter topology 
Multilevel converters are particularly suitable for harmonic reduction in high 
power applications where semiconductor devices are not able to operate at 
high switching frequencies or high voltage applications where series 
connection of power switches are not required to increase a voltage rating 
across the switches. The aim of this research is to investigate a busbar 
structure for the multilevel converters and also to propose current control 
techniques for the multilevel converters. 
Chapter one presents a mathematical method to calculate point-input 
impedance of a planar busbar using Maxwell's equations. In deriving the 
equations given in this paper, the assumption was made that the current was 
passed through a busbar in the 'r' direction in cylindrical coordinates. This 
assumption is close to practice for a planar busbar with a large surface area. 
The internal inductance can be minimised by decreasing the separation 
between bus bars and minimising the distance between two current sources (for 
instance, the distance between the electronic switches such as IGBT and DC 
source in practice). The minimum separation between bus bars is limited by the 
dielectric strength. The distance between the switch and the DC source 
depends on the physical dimensions of device and the line capacitors. This 
paper was published in the proceedings of the lEE Conference, Eleventh 
International Symposium on High-Voltage Engineering, ISH 99, London, UK, 
23-27 August 1999. 
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Three dimensional finite element simulations and experiments have been 
performed to examine the validity of this theory. On the basis of the theory, a 
practical dimension of the planar bus bar for power electronic applications of 
such converters has been proposed as a solution for electrical designers. Using 
these practical approaches, the second paper on the basis of the main theory 
has been submitted for IEEE Transaction on Industrial Electronics and is 
under review (Chapter eight). 
A reduced layer planar busbar has been proposed in chapter nine as a novel 
planar busbar structure for high power inverters with minimum separation 
between busbars, optimum stray inductance and improved thermal 
performances. This type of planar bus bar is suitable for high power inverters, 
where the voltage source consists of some capacitors in parallel in order to 
provide a low ripple DC voltage during operation. In this new structure, the 
positive and the negative busbars, which are connected to the DC supply, are 
side-by-side on the top of the phase busbars. To calculate the point-input 
impedance of the planar busbar with distributed capacitors, a mathematical 
analysis has been performed based on Maxwell's equations. The inductance 
value of the reduced layer planar busbar is minimised by decreasing the 
separation between bus bars, which carry the transition current. The location of 
the power electronic components and the physical location of each layer have 
been shown to be important for minimising the loop inductance. This paper 
has been submitted for IEEE Transaction on Power Electronics and is under 
review. 
Chapter two concentrates on the skin effect of conductor materials to 
influence the performance of the planar busbar at switching times. A two layer 
planar busbar with copper and nickel materials is proposed to increase the 
resistance of the planar bus bar at high frequencies (during switching) and 
without significantly increasing the planar busbar resistance at low frequency 
(50 Hz) in order to limit the ohmic losses. The skin effect is a function of 
conductivity, permeability and frequency and it occurs along the conductor 
width, when the current tends to flow closer to the busbar edges with 
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increasing frequency. Thus, at high frequency, due to high permeability of 
nickel (compared to copper), the current density in the nickel area is much 
higher than in the copper area due to the skin effect. The resistance and the 
inductance values of the nickel-copper busbar have been increased to 50 and 2 
times of the pure copper busbar, respectively. The damping ratio of the two 
layer planar busbar is not high enough to decrease the overshoot voltage 
across the IGBT at the tum off time but the decay envelope transition time for 
the two layer planar busbar is much less than the one layer bus bar. Meanwhile, 
at low frequency (50 Hz), the skin effects in both the conductors are weak and 
the copper conductor carries a high current density compared to nickel area 
due to its high conductivity. 3D finite element simulations and experiments 
have been performed to validate the theory. This contribution shows a novel 
structure of bus bar suitable for high power applications where high resistance 
is required at switching times. This paper was published in the proceedings of 
the Australasian Universities Power Engineering Conference, AUPEC 2000, 
Brisbane, Australia, 24-27 September 2000 and was winner of Cigre student 
prize. 
Stray inductances of multilevel converters at different current loops have been 
considered in chapter three. In order to minimise the stray inductance of 
current loops and optimise the busbar structure, all switching states of diode-
clamp and flying-capacitor topology have been investigated. Because the 
performance is limited by the worst possible case, the maximum loop 
inductance value has to be considered for each topology. The results show that 
the location of each layer of bus bar, location of power electronic components 
especially main capacitors are important to decrease overshoot voltage. Due to 
implicit topology of multilevel inverters and different current loops, a 
symmetric structure of busbar for multilevel inverter have been proposed in 
this paper that are compatible to the results which can minimise the overshoot 
voltage and thermal effects. This paper was published in the proceedings of 
the Australasian Universities Power Engineering Conference, 
AUPEC/EECON'99, Darwin, Australia, 26-29 September 1999. 
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In control section, closed loop current techniques have been investigated for a 
single and three phase multilevel converters. The main task of this section is to 
investigate and propose suitable current controllers such as hysteresis and 
predictive techniques for multilevel inverters with low harmonic distortion and 
low switching losses. 
Pulse width modulation (PWM) is a signal processing technique used for 
synthesising an arbitrary switched waveform for a particular application. 
During the last few decades, a large variety of open loop PWM techniques, 
different in concept and performance, have been proposed for traditional and 
multilevel converters. Closed loop current controlled PWM converters have 
some advantages compared to conventional open-loop PWM converters such 
as: control of instantaneous current waveform with high accuracy, peak 
current protection, overload rejection, compensation of effects due to load 
parameter changes and semiconductor voltage drops of the inverters. Current 
control techniques can be classified into two main groups: linear and nonlinear 
such as predictive and hysteresis techniques, respectively. Different current 
control techniques for traditional converters have been considered by several 
authors but have not been investigated for multilevel converters. 
One of different approaches to PWM technique is based on Space Vector 
Modulation strategy (SVM). The classic SVM strategy was first proposed by 
Broeck and then became very popular due to its simplicity. The concept of 
SVM technique is a very convenient representation of a set of three-phase 
voltages or currents used for current control techniques. One of the degrees of 
freedom for optimisation of the SVM strategy is the selection of the zero 
vectors in the switching sequence. Chapter four shows that by putting either of 
the zero vectors at the start and the end times of the switching sequence, the 
number of switching transitions can be reduced. The harmonic spectrum and 
weighted total harmonic distortion has been carried out and results show up to 
7% weighted total harmonic distortion improvement over the next previous 
minimum-loss strategies. This paper was published in the proceedings of 81h 
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European Conference on Power Electronics and Applications, EPE'99, 
Lausane, Switzerland, 7-9 September 1999. 
Multilevel inverters provide an attractive solution for power electronics when 
both reduced harmonic content and high power are required. The hysteresis 
current control technique for the multilevel inverter is more complex than the 
traditional inverter control due to the presence of more voltage levels. Chapter 
five presents a novel hysteresis current control technique for a single-phase 
multilevel inverter. Level, band and switching state are based on time out, 
hysteresis and capacitor voltage balancing, respectively. This method 
incorporates a technique to improve the performance of the controller using 
adjacent voltage vectors in order to minimise the switching losses. Thus, this 
technique can be applied to the multilevel inverter with different current 
control techniques such as predictive current control to address the balancing 
capacitor voltage with minimum switching losses. This paper was published in 
the proceedings of the International Power Engineering Conference, 
IPEC2001, Singapore, 17-19 May 2001. 
The hysteresis current control technique has been applied to a single-phase 
five-level planar busbar inverter with flying-capacitor topology in practice 
using Programmable Logic Device (PLD) to verify the theory and the 
simulations. These methods consider how to improve unbalanced voltages of 
capacitors using voltage vectors in order to minimise switching losses. To 
achieve the adjacent voltage vector, state transitions are required in the control 
section. Logic controls and a PLD have been utilised for handling a large 
number of switches and implementation of state transitions. This paper was 
submitted to IEEE Transaction on Power Electronics (chapter six). 
The predictive current control technique is one type of linear current control 
which calculates the inverter voltage required forcing the currents to follow 
the current reference. The predictive current control technique based on 
constant switching frequency and deadbeat technique for traditional converters 
have been considered for several power electronic applications and has not 
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been proposed for multilevel converters yet. The predictive current control 
technique for multilevel inverters is more complex than traditional inverters 
due to achieving adjacent voltage vectors to minimise switching numbers and 
also balancing capacitors' voltage. In chapter seven a new predictive current 
control technique is proposed for a three-phase multilevel converter which 
controls the capacitors' voltage and load current with minimum current ripple 
using adjacent voltage vectors. The advantage of adjacency contribution is that 
the technique can be applied to more voltage levels without significantly 
changing the control circuit. The three-phase five-level inverter with a pure 
inductive load has been implemented to track three-phase reference currents. 
The control section consists of analogue and digital circuits. The analogue 
circuit compares load and reference currents and extracts d-q components of 
the current error. Sector detection in d-q domain and duty ratio calculation is 
performed by programmable logic device. Based on the load current sign and 
capacitor voltage level, switching states are achieved to control the capacitor 
voltage using state transitions. The control circuits is utilised using PLD and 
analogue circuits and the experimental results verify the theory. 
Future research 
This research study has concentrated on the theory of planar bus bar and closed 
loop control for multilevel converters. Future research in this area can be 
classified into three sections: 
Planar busbar 
Multilevel converters with more voltage levels (7 or 9 levels) are suitable for 
high voltage applications and have several current loops due to several 
switching states. Interconnection inductance of all current loops and voltage 
stress between the busbars can be investigated to optimise planar busbar 
structure. 
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Closed loop current control technique 
In this thesis, two types of current control techniques have been proposed for 
multilevel converters. Other types of current controllers such as deadbeat 
technique can be investigated for multilevel converters. 
Applications 
This thesis is a fundamental study of a closed loop technique for a multilevel 
converter with a passive load. This technique can be expanded for an active 
load particularly for power electronic applications such as Active Power 
Filtering (APF), High Voltage Direct Current (HVDC), Static V ar 
Compensator (SVC). 
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